2003-06-10 23:22:07 +02:00
|
|
|
void outb(unsigned char value, unsigned short port)
|
|
|
|
{
|
|
|
|
__builtin_outb(value, port);
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned char inb(unsigned short port)
|
|
|
|
{
|
|
|
|
return __builtin_inb(port);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Base Address */
|
2009-06-30 17:17:49 +02:00
|
|
|
#ifndef CONFIG_TTYS0_BASE
|
|
|
|
#define CONFIG_TTYS0_BASE 0x3f8
|
2003-06-10 23:22:07 +02:00
|
|
|
#endif
|
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
#ifndef CONFIG_TTYS0_BAUD
|
|
|
|
#define CONFIG_TTYS0_BAUD 115200
|
2003-06-10 23:22:07 +02:00
|
|
|
#endif
|
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
#if ((115200%CONFIG_TTYS0_BAUD) != 0)
|
2003-06-10 23:22:07 +02:00
|
|
|
#error Bad ttys0 baud rate
|
|
|
|
#endif
|
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
#if CONFIG_TTYS0_BAUD == 115200
|
|
|
|
#define CONFIG_TTYS0_DIV (1)
|
2003-06-10 23:22:07 +02:00
|
|
|
#else
|
2009-06-30 17:17:49 +02:00
|
|
|
#define CONFIG_TTYS0_DIV (115200/CONFIG_TTYS0_BAUD)
|
2003-06-10 23:22:07 +02:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Line Control Settings */
|
2009-06-30 17:17:49 +02:00
|
|
|
#ifndef CONFIG_TTYS0_LCS
|
2003-06-10 23:22:07 +02:00
|
|
|
/* Set 8bit, 1 stop bit, no parity */
|
2009-06-30 17:17:49 +02:00
|
|
|
#define CONFIG_TTYS0_LCS 0x3
|
2003-06-10 23:22:07 +02:00
|
|
|
#endif
|
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
#define UART_LCS CONFIG_TTYS0_LCS
|
2003-06-10 23:22:07 +02:00
|
|
|
|
|
|
|
/* Data */
|
|
|
|
#define UART_RBR 0x00
|
|
|
|
#define UART_TBR 0x00
|
|
|
|
|
|
|
|
/* Control */
|
|
|
|
#define UART_IER 0x01
|
|
|
|
#define UART_IIR 0x02
|
|
|
|
#define UART_FCR 0x02
|
|
|
|
#define UART_LCR 0x03
|
|
|
|
#define UART_MCR 0x04
|
|
|
|
#define UART_DLL 0x00
|
|
|
|
#define UART_DLM 0x01
|
|
|
|
|
|
|
|
/* Status */
|
|
|
|
#define UART_LSR 0x05
|
|
|
|
#define UART_MSR 0x06
|
|
|
|
#define UART_SCR 0x07
|
|
|
|
|
|
|
|
int uart_can_tx_byte(void)
|
|
|
|
{
|
2009-06-30 17:17:49 +02:00
|
|
|
return inb(CONFIG_TTYS0_BASE + UART_LSR) & 0x20;
|
2003-06-10 23:22:07 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
void uart_wait_to_tx_byte(void)
|
|
|
|
{
|
|
|
|
while(!uart_can_tx_byte())
|
|
|
|
;
|
|
|
|
}
|
|
|
|
|
|
|
|
void uart_wait_until_sent(void)
|
|
|
|
{
|
2009-06-30 17:17:49 +02:00
|
|
|
while(!(inb(CONFIG_TTYS0_BASE + UART_LSR) & 0x40))
|
2003-06-10 23:22:07 +02:00
|
|
|
;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void uart_tx_byte(unsigned char data)
|
|
|
|
{
|
|
|
|
uart_wait_to_tx_byte();
|
2009-06-30 17:17:49 +02:00
|
|
|
outb(data, CONFIG_TTYS0_BASE + UART_TBR);
|
2003-06-10 23:22:07 +02:00
|
|
|
/* Make certain the data clears the fifos */
|
|
|
|
uart_wait_until_sent();
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void uart_init(void)
|
|
|
|
{
|
|
|
|
/* disable interrupts */
|
2009-06-30 17:17:49 +02:00
|
|
|
outb(0x0, CONFIG_TTYS0_BASE + UART_IER);
|
2003-06-10 23:22:07 +02:00
|
|
|
/* enable fifo's */
|
2009-06-30 17:17:49 +02:00
|
|
|
outb(0x01, CONFIG_TTYS0_BASE + UART_FCR);
|
2003-06-10 23:22:07 +02:00
|
|
|
/* Set Baud Rate Divisor to 12 ==> 115200 Baud */
|
2009-06-30 17:17:49 +02:00
|
|
|
outb(0x80 | UART_LCS, CONFIG_TTYS0_BASE + UART_LCR);
|
|
|
|
outb(CONFIG_TTYS0_DIV & 0xFF, CONFIG_TTYS0_BASE + UART_DLL);
|
|
|
|
outb((CONFIG_TTYS0_DIV >> 8) & 0xFF, CONFIG_TTYS0_BASE + UART_DLM);
|
|
|
|
outb(UART_LCS, CONFIG_TTYS0_BASE + UART_LCR);
|
2003-06-10 23:22:07 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void __console_tx_char(unsigned char byte)
|
|
|
|
{
|
|
|
|
uart_tx_byte(byte);
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
void __console_tx_string(char *str)
|
|
|
|
{
|
|
|
|
unsigned char ch;
|
|
|
|
while((ch = *str++) != '\0') {
|
|
|
|
__console_tx_char(ch);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
void print_debug_char(unsigned char byte) { __console_tx_char(byte); }
|
|
|
|
void print_debug(char *str) { __console_tx_string(str); }
|
|
|
|
|
|
|
|
void main(void)
|
|
|
|
{
|
|
|
|
static const char msg[] = "hello world\r\n";
|
|
|
|
uart_init();
|
|
|
|
#if 0
|
|
|
|
print_debug(msg);
|
|
|
|
#endif
|
|
|
|
#if 1
|
|
|
|
print_debug("hello world\r\n");
|
|
|
|
#endif
|
|
|
|
while(1) {
|
|
|
|
;
|
|
|
|
}
|
|
|
|
}
|