2004-01-12 21:00:43 +01:00
|
|
|
#include <console/console.h>
|
|
|
|
#include <arch/smp/mpspec.h>
|
|
|
|
#include <device/pci.h>
|
|
|
|
#include <string.h>
|
|
|
|
#include <stdint.h>
|
2005-07-06 19:15:30 +02:00
|
|
|
#if CONFIG_LOGICAL_CPUS==1
|
|
|
|
#include <cpu/amd/dualcore.h>
|
|
|
|
#endif
|
2004-01-12 21:00:43 +01:00
|
|
|
|
2004-10-20 07:07:16 +02:00
|
|
|
void *smp_write_config_table(void *v)
|
2004-01-12 21:00:43 +01:00
|
|
|
{
|
|
|
|
static const char sig[4] = "PCMP";
|
|
|
|
static const char oem[8] = "TYAN ";
|
|
|
|
static const char productid[12] = "S2850 ";
|
|
|
|
struct mp_config_table *mc;
|
|
|
|
|
2004-04-25 01:01:33 +02:00
|
|
|
unsigned char bus_num;
|
|
|
|
unsigned char bus_isa;
|
|
|
|
unsigned char bus_8111_1;
|
2005-07-06 19:15:30 +02:00
|
|
|
unsigned apicid_base;
|
|
|
|
unsigned apicid_8111;
|
2004-04-25 01:01:33 +02:00
|
|
|
|
2004-01-12 21:00:43 +01:00
|
|
|
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
|
|
|
memset(mc, 0, sizeof(*mc));
|
|
|
|
|
|
|
|
memcpy(mc->mpc_signature, sig, sizeof(sig));
|
|
|
|
mc->mpc_length = sizeof(*mc); /* initially just the header */
|
|
|
|
mc->mpc_spec = 0x04;
|
|
|
|
mc->mpc_checksum = 0; /* not yet computed */
|
|
|
|
memcpy(mc->mpc_oem, oem, sizeof(oem));
|
|
|
|
memcpy(mc->mpc_productid, productid, sizeof(productid));
|
|
|
|
mc->mpc_oemptr = 0;
|
|
|
|
mc->mpc_oemsize = 0;
|
|
|
|
mc->mpc_entry_count = 0; /* No entries yet... */
|
|
|
|
mc->mpc_lapic = LAPIC_ADDR;
|
|
|
|
mc->mpe_length = 0;
|
|
|
|
mc->mpe_checksum = 0;
|
|
|
|
mc->reserved = 0;
|
|
|
|
|
2004-10-20 07:07:16 +02:00
|
|
|
smp_write_processors(mc);
|
2004-04-25 01:01:33 +02:00
|
|
|
{
|
|
|
|
device_t dev;
|
|
|
|
|
|
|
|
/* 8111 */
|
2004-10-20 07:07:16 +02:00
|
|
|
dev = dev_find_slot(1, PCI_DEVFN(0x01,0));
|
2004-04-25 01:01:33 +02:00
|
|
|
if (dev) {
|
|
|
|
bus_8111_1 = pci_read_config8(dev, PCI_SECONDARY_BUS);
|
|
|
|
bus_isa = pci_read_config8(dev, PCI_SUBORDINATE_BUS);
|
|
|
|
bus_isa++;
|
|
|
|
}
|
|
|
|
else {
|
2004-10-20 07:07:16 +02:00
|
|
|
printk_debug("ERROR - could not find PCI 1:01.0, using defaults\n");
|
2004-04-25 01:01:33 +02:00
|
|
|
|
|
|
|
bus_8111_1 = 2;
|
|
|
|
bus_isa = 3;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
/*Bus: Bus ID Type*/
|
|
|
|
/* define bus and isa numbers */
|
|
|
|
for(bus_num = 0; bus_num < bus_isa; bus_num++) {
|
|
|
|
smp_write_bus(mc, bus_num, "PCI ");
|
|
|
|
}
|
|
|
|
smp_write_bus(mc, bus_isa, "ISA ");
|
2004-01-12 21:00:43 +01:00
|
|
|
|
|
|
|
|
|
|
|
/*I/O APICs: APIC ID Version State Address*/
|
2005-07-06 19:15:30 +02:00
|
|
|
#if CONFIG_LOGICAL_CPUS==1
|
|
|
|
apicid_base = get_apicid_base(1);
|
|
|
|
#else
|
|
|
|
apicid_base = CONFIG_MAX_PHYSICAL_CPUS;
|
|
|
|
#endif
|
|
|
|
apicid_8111 = apicid_base+0;
|
|
|
|
|
|
|
|
smp_write_ioapic(mc, apicid_8111, 0x11, 0xfec00000);
|
2004-01-12 21:00:43 +01:00
|
|
|
|
2004-04-25 01:01:33 +02:00
|
|
|
/*I/O Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
|
|
|
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, apicid_8111, 0x0);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x1, apicid_8111, 0x1);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, apicid_8111, 0x2);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x3, apicid_8111, 0x3);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x4, apicid_8111, 0x4);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x6, apicid_8111, 0x6);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x7, apicid_8111, 0x7);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x8, apicid_8111, 0x8);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xc, apicid_8111, 0xc);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xd, apicid_8111, 0xd);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xe, apicid_8111, 0xe);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xf, apicid_8111, 0xf);
|
|
|
|
|
|
|
|
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x1, (2<<2)|3, apicid_8111, 0x13);
|
2004-01-12 21:00:43 +01:00
|
|
|
|
2004-04-25 01:01:33 +02:00
|
|
|
//On Board AMD USB
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0<<2)|3, apicid_8111, 0x13);
|
2004-04-25 01:01:33 +02:00
|
|
|
|
|
|
|
//On Board ATI Display Adapter
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0b<<2)|0, apicid_8111, 0x12);
|
2004-04-25 01:01:33 +02:00
|
|
|
|
|
|
|
//Onboard Broadcom 5705 NIC
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0d<<2)|0, apicid_8111, 0x13);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0e<<2)|0, apicid_8111, 0x10);
|
2004-04-25 01:01:33 +02:00
|
|
|
//Onboard SI Serial ATA
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0c<<2)|0, apicid_8111, 0x11);
|
2004-04-25 01:01:33 +02:00
|
|
|
|
|
|
|
|
|
|
|
//PCI Slot 1
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x03<<2)|0, apicid_8111, 0x10);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x03<<2)|1, apicid_8111, 0x11);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x03<<2)|2, apicid_8111, 0x12);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x03<<2)|3, apicid_8111, 0x13);
|
2004-04-25 01:01:33 +02:00
|
|
|
|
|
|
|
|
|
|
|
//PCI Slot 2
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x06<<2)|0, apicid_8111, 0x11);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x06<<2)|1, apicid_8111, 0x12);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x06<<2)|2, apicid_8111, 0x13);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x06<<2)|3, apicid_8111, 0x10);
|
2004-04-25 01:01:33 +02:00
|
|
|
|
|
|
|
|
|
|
|
//PCI Slot 3
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x07<<2)|0, apicid_8111, 0x12);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x07<<2)|1, apicid_8111, 0x13);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x07<<2)|2, apicid_8111, 0x10);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x07<<2)|3, apicid_8111, 0x11);
|
2004-04-25 01:01:33 +02:00
|
|
|
|
|
|
|
|
|
|
|
//PCI Slot 4
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x08<<2)|0, apicid_8111, 0x13);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x08<<2)|1, apicid_8111, 0x10);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x08<<2)|2, apicid_8111, 0x11);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x08<<2)|3, apicid_8111, 0x12);
|
2004-04-25 01:01:33 +02:00
|
|
|
|
|
|
|
//PCI Slot 5
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x09<<2)|0, apicid_8111, 0x10);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x09<<2)|1, apicid_8111, 0x11);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x09<<2)|2, apicid_8111, 0x12);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x09<<2)|3, apicid_8111, 0x13);
|
2004-01-12 21:00:43 +01:00
|
|
|
|
2004-04-25 01:01:33 +02:00
|
|
|
//PCI Slot 6
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0a<<2)|0, apicid_8111, 0x11);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0a<<2)|1, apicid_8111, 0x12);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0a<<2)|2, apicid_8111, 0x13);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0a<<2)|3, apicid_8111, 0x10);
|
2004-01-12 21:00:43 +01:00
|
|
|
|
|
|
|
/*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN#*/
|
2004-04-25 01:01:33 +02:00
|
|
|
smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, MP_APIC_ALL, 0x0);
|
|
|
|
smp_write_intsrc(mc, mp_NMI, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, MP_APIC_ALL, 0x1);
|
2004-01-12 21:00:43 +01:00
|
|
|
/* There is no extension information... */
|
|
|
|
|
|
|
|
/* Compute the checksums */
|
|
|
|
mc->mpe_checksum = smp_compute_checksum(smp_next_mpc_entry(mc), mc->mpe_length);
|
|
|
|
mc->mpc_checksum = smp_compute_checksum(mc, mc->mpc_length);
|
|
|
|
printk_debug("Wrote the mp table end at: %p - %p\n",
|
|
|
|
mc, smp_next_mpe_entry(mc));
|
|
|
|
return smp_next_mpe_entry(mc);
|
|
|
|
}
|
|
|
|
|
2004-10-20 07:07:16 +02:00
|
|
|
unsigned long write_smp_table(unsigned long addr)
|
2004-01-12 21:00:43 +01:00
|
|
|
{
|
|
|
|
void *v;
|
|
|
|
v = smp_write_floating_table(addr);
|
2004-10-20 07:07:16 +02:00
|
|
|
return (unsigned long)smp_write_config_table(v);
|
2004-01-12 21:00:43 +01:00
|
|
|
}
|