2020-10-11 13:00:27 +02:00
|
|
|
#ifndef CPU_INTEL_MSR_H
|
|
|
|
#define CPU_INTEL_MSR_H
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Common MSRs for Intel CPUs
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define MSR_FEATURE_CONFIG 0x13c
|
2020-10-11 17:34:54 +02:00
|
|
|
#define AESNI_DISABLE (1 << 1)
|
2020-10-11 15:56:21 +02:00
|
|
|
#define AESNI_LOCK (1 << 0)
|
2020-10-11 13:00:27 +02:00
|
|
|
|
2020-10-11 14:05:32 +02:00
|
|
|
#define MSR_PIC_MSG_CONTROL 0x2e
|
2020-10-20 14:27:09 +02:00
|
|
|
#define TPR_UPDATES_DISABLE (1 << 10)
|
2020-10-11 14:05:32 +02:00
|
|
|
|
2020-10-11 13:00:27 +02:00
|
|
|
#endif /* CPU_INTEL_MSR_H */
|