2004-10-27 19:27:10 +02:00
|
|
|
uses HAVE_MP_TABLE
|
|
|
|
uses HAVE_PIRQ_TABLE
|
|
|
|
uses USE_FALLBACK_IMAGE
|
|
|
|
uses HAVE_FALLBACK_BOOT
|
|
|
|
uses HAVE_HARD_RESET
|
|
|
|
uses IRQ_SLOT_COUNT
|
|
|
|
uses HAVE_OPTION_TABLE
|
|
|
|
uses CONFIG_MAX_CPUS
|
2005-07-06 19:15:30 +02:00
|
|
|
uses CONFIG_MAX_PHYSICAL_CPUS
|
2004-10-27 19:27:10 +02:00
|
|
|
uses CONFIG_IOAPIC
|
|
|
|
uses CONFIG_SMP
|
|
|
|
uses FALLBACK_SIZE
|
|
|
|
uses ROM_SIZE
|
|
|
|
uses ROM_SECTION_SIZE
|
|
|
|
uses ROM_IMAGE_SIZE
|
|
|
|
uses ROM_SECTION_SIZE
|
|
|
|
uses ROM_SECTION_OFFSET
|
|
|
|
uses CONFIG_ROM_STREAM
|
|
|
|
uses CONFIG_ROM_STREAM_START
|
|
|
|
uses PAYLOAD_SIZE
|
|
|
|
uses _ROMBASE
|
|
|
|
uses XIP_ROM_SIZE
|
|
|
|
uses XIP_ROM_BASE
|
|
|
|
uses STACK_SIZE
|
|
|
|
uses HEAP_SIZE
|
|
|
|
uses USE_OPTION_TABLE
|
|
|
|
uses LB_CKS_RANGE_START
|
|
|
|
uses LB_CKS_RANGE_END
|
|
|
|
uses LB_CKS_LOC
|
|
|
|
uses MAINBOARD_PART_NUMBER
|
|
|
|
uses MAINBOARD_VENDOR
|
|
|
|
uses MAINBOARD
|
|
|
|
uses LINUXBIOS_EXTRA_VERSION
|
|
|
|
uses _RAMBASE
|
|
|
|
uses TTYS0_BAUD
|
|
|
|
uses TTYS0_BASE
|
|
|
|
uses TTYS0_LCS
|
|
|
|
uses DEFAULT_CONSOLE_LOGLEVEL
|
|
|
|
uses MAXIMUM_CONSOLE_LOGLEVEL
|
|
|
|
uses MAINBOARD_POWER_ON_AFTER_POWER_FAIL
|
|
|
|
uses CONFIG_CONSOLE_SERIAL8250
|
2004-11-05 11:48:04 +01:00
|
|
|
uses CROSS_COMPILE
|
|
|
|
uses CC
|
|
|
|
uses HOSTCC
|
|
|
|
uses OBJCOPY
|
2004-10-27 19:27:10 +02:00
|
|
|
|
2005-07-06 19:17:25 +02:00
|
|
|
uses CONFIG_USE_INIT
|
|
|
|
|
2004-10-27 19:27:10 +02:00
|
|
|
###
|
|
|
|
### Build options
|
|
|
|
###
|
|
|
|
|
|
|
|
##
|
|
|
|
## ROM_SIZE is the size of boot ROM that this board will use.
|
|
|
|
##
|
|
|
|
default ROM_SIZE=524288
|
|
|
|
|
|
|
|
##
|
|
|
|
## FALLBACK_SIZE is the amount of the ROM the complete fallback image will use
|
|
|
|
##
|
2005-12-03 00:16:01 +01:00
|
|
|
default FALLBACK_SIZE=0x40000
|
2004-10-27 19:27:10 +02:00
|
|
|
|
|
|
|
##
|
|
|
|
## Build code for the fallback boot
|
|
|
|
##
|
|
|
|
default HAVE_FALLBACK_BOOT=1
|
|
|
|
|
|
|
|
##
|
|
|
|
## Build code to reset the motherboard from linuxBIOS
|
|
|
|
##
|
|
|
|
default HAVE_HARD_RESET=1
|
|
|
|
|
|
|
|
##
|
|
|
|
## Build code to export a programmable irq routing table
|
|
|
|
##
|
|
|
|
default HAVE_PIRQ_TABLE=1
|
|
|
|
default IRQ_SLOT_COUNT=9
|
|
|
|
|
|
|
|
##
|
|
|
|
## Build code to export an x86 MP table
|
|
|
|
## Useful for specifying IRQ routing values
|
|
|
|
##
|
|
|
|
default HAVE_MP_TABLE=1
|
|
|
|
|
|
|
|
##
|
|
|
|
## Build code to export a CMOS option table
|
|
|
|
##
|
|
|
|
default HAVE_OPTION_TABLE=1
|
|
|
|
|
|
|
|
##
|
|
|
|
## Move the default LinuxBIOS cmos range off of AMD RTC registers
|
|
|
|
##
|
|
|
|
default LB_CKS_RANGE_START=49
|
|
|
|
default LB_CKS_RANGE_END=122
|
|
|
|
default LB_CKS_LOC=123
|
|
|
|
|
|
|
|
##
|
|
|
|
## Build code for SMP support
|
|
|
|
## Only worry about 2 micro processors
|
|
|
|
##
|
|
|
|
default CONFIG_SMP=1
|
|
|
|
default CONFIG_MAX_CPUS=2
|
2005-07-06 19:15:30 +02:00
|
|
|
default CONFIG_MAX_PHYSICAL_CPUS=2
|
2004-10-27 19:27:10 +02:00
|
|
|
|
|
|
|
##
|
|
|
|
## Build code to setup a generic IOAPIC
|
|
|
|
##
|
|
|
|
default CONFIG_IOAPIC=1
|
|
|
|
|
|
|
|
##
|
|
|
|
## Clean up the motherboard id strings
|
|
|
|
##
|
|
|
|
default MAINBOARD_PART_NUMBER="KHEPRI"
|
|
|
|
default MAINBOARD_VENDOR="NEWISYS"
|
|
|
|
|
|
|
|
###
|
|
|
|
### LinuxBIOS layout values
|
|
|
|
###
|
|
|
|
|
|
|
|
## ROM_IMAGE_SIZE is the amount of space to allow linuxBIOS to occupy.
|
|
|
|
default ROM_IMAGE_SIZE = 65536
|
|
|
|
|
|
|
|
##
|
|
|
|
## Use a small 8K stack
|
|
|
|
##
|
|
|
|
default STACK_SIZE=0x2000
|
|
|
|
|
|
|
|
##
|
|
|
|
## Use a small 16K heap
|
|
|
|
##
|
|
|
|
default HEAP_SIZE=0x4000
|
|
|
|
|
|
|
|
##
|
|
|
|
## Only use the option table in a normal image
|
|
|
|
##
|
|
|
|
default USE_OPTION_TABLE = !USE_FALLBACK_IMAGE
|
|
|
|
|
|
|
|
##
|
|
|
|
## LinuxBIOS C code runs at this location in RAM
|
|
|
|
##
|
|
|
|
default _RAMBASE=0x00004000
|
|
|
|
|
|
|
|
##
|
|
|
|
## Load the payload from the ROM
|
|
|
|
##
|
|
|
|
default CONFIG_ROM_STREAM = 1
|
|
|
|
|
|
|
|
###
|
|
|
|
### Defaults of options that you may want to override in the target config file
|
|
|
|
###
|
|
|
|
|
|
|
|
##
|
|
|
|
## The default compiler
|
|
|
|
##
|
2004-11-05 11:48:04 +01:00
|
|
|
default CC="$(CROSS_COMPILE)gcc -m32"
|
2004-10-27 19:27:10 +02:00
|
|
|
default HOSTCC="gcc"
|
|
|
|
|
|
|
|
##
|
|
|
|
## The Serial Console
|
|
|
|
##
|
|
|
|
|
|
|
|
# To Enable the Serial Console
|
|
|
|
default CONFIG_CONSOLE_SERIAL8250=1
|
|
|
|
|
|
|
|
## Select the serial console baud rate
|
|
|
|
default TTYS0_BAUD=115200
|
|
|
|
#default TTYS0_BAUD=57600
|
|
|
|
#default TTYS0_BAUD=38400
|
|
|
|
#default TTYS0_BAUD=19200
|
|
|
|
#default TTYS0_BAUD=9600
|
|
|
|
#default TTYS0_BAUD=4800
|
|
|
|
#default TTYS0_BAUD=2400
|
|
|
|
#default TTYS0_BAUD=1200
|
|
|
|
|
|
|
|
# Select the serial console base port
|
|
|
|
default TTYS0_BASE=0x3f8
|
|
|
|
|
|
|
|
# Select the serial protocol
|
|
|
|
# This defaults to 8 data bits, 1 stop bit, and no parity
|
|
|
|
default TTYS0_LCS=0x3
|
|
|
|
|
|
|
|
##
|
|
|
|
### Select the linuxBIOS loglevel
|
|
|
|
##
|
|
|
|
## EMERG 1 system is unusable
|
|
|
|
## ALERT 2 action must be taken immediately
|
|
|
|
## CRIT 3 critical conditions
|
|
|
|
## ERR 4 error conditions
|
|
|
|
## WARNING 5 warning conditions
|
|
|
|
## NOTICE 6 normal but significant condition
|
|
|
|
## INFO 7 informational
|
|
|
|
## DEBUG 8 debug-level messages
|
|
|
|
## SPEW 9 Way too many details
|
|
|
|
|
|
|
|
## Request this level of debugging output
|
|
|
|
default DEFAULT_CONSOLE_LOGLEVEL=8
|
|
|
|
## At a maximum only compile in this level of debugging
|
|
|
|
default MAXIMUM_CONSOLE_LOGLEVEL=8
|
|
|
|
|
|
|
|
##
|
|
|
|
## Select power on after power fail setting
|
|
|
|
default MAINBOARD_POWER_ON_AFTER_POWER_FAIL="MAINBOARD_POWER_ON"
|
|
|
|
|
|
|
|
### End Options.lb
|
|
|
|
end
|