2004-10-14 22:13:01 +02:00
|
|
|
#ifndef CPU_X86_MTRR_H
|
|
|
|
#define CPU_X86_MTRR_H
|
|
|
|
|
|
|
|
|
|
|
|
/* These are the region types */
|
|
|
|
#define MTRR_TYPE_UNCACHEABLE 0
|
|
|
|
#define MTRR_TYPE_WRCOMB 1
|
|
|
|
/*#define MTRR_TYPE_ 2*/
|
|
|
|
/*#define MTRR_TYPE_ 3*/
|
|
|
|
#define MTRR_TYPE_WRTHROUGH 4
|
|
|
|
#define MTRR_TYPE_WRPROT 5
|
|
|
|
#define MTRR_TYPE_WRBACK 6
|
|
|
|
#define MTRR_NUM_TYPES 7
|
|
|
|
|
|
|
|
#define MTRRcap_MSR 0x0fe
|
|
|
|
#define MTRRdefType_MSR 0x2ff
|
|
|
|
|
|
|
|
#define MTRRphysBase_MSR(reg) (0x200 + 2 * (reg))
|
|
|
|
#define MTRRphysMask_MSR(reg) (0x200 + 2 * (reg) + 1)
|
|
|
|
|
|
|
|
#define NUM_FIXED_RANGES 88
|
|
|
|
#define MTRRfix64K_00000_MSR 0x250
|
|
|
|
#define MTRRfix16K_80000_MSR 0x258
|
|
|
|
#define MTRRfix16K_A0000_MSR 0x259
|
|
|
|
#define MTRRfix4K_C0000_MSR 0x268
|
|
|
|
#define MTRRfix4K_C8000_MSR 0x269
|
|
|
|
#define MTRRfix4K_D0000_MSR 0x26a
|
|
|
|
#define MTRRfix4K_D8000_MSR 0x26b
|
|
|
|
#define MTRRfix4K_E0000_MSR 0x26c
|
|
|
|
#define MTRRfix4K_E8000_MSR 0x26d
|
|
|
|
#define MTRRfix4K_F0000_MSR 0x26e
|
|
|
|
#define MTRRfix4K_F8000_MSR 0x26f
|
|
|
|
|
|
|
|
|
2010-03-28 23:26:54 +02:00
|
|
|
#if !defined (ASSEMBLY) && !defined(__PRE_RAM__)
|
2009-10-27 15:29:29 +01:00
|
|
|
#include <device/device.h>
|
|
|
|
void enable_fixed_mtrr(void);
|
2005-07-08 04:49:49 +02:00
|
|
|
void x86_setup_var_mtrrs(unsigned address_bits);
|
|
|
|
void x86_setup_mtrrs(unsigned address_bits);
|
2004-10-14 22:13:01 +02:00
|
|
|
int x86_mtrr_check(void);
|
2009-10-27 15:29:29 +01:00
|
|
|
void set_var_mtrr_resource(void *gp, struct device *dev, struct resource *res);
|
|
|
|
void x86_setup_fixed_mtrrs(void);
|
2010-03-28 23:26:54 +02:00
|
|
|
#endif
|
2004-10-14 22:13:01 +02:00
|
|
|
|
|
|
|
|
|
|
|
#endif /* CPU_X86_MTRR_H */
|