2004-01-12 21:00:43 +01:00
|
|
|
#include <console/console.h>
|
|
|
|
#include <arch/smp/mpspec.h>
|
|
|
|
#include <device/pci.h>
|
|
|
|
#include <string.h>
|
|
|
|
#include <stdint.h>
|
|
|
|
|
2006-10-05 01:57:49 +02:00
|
|
|
#include <cpu/amd/amdk8_sysconf.h>
|
|
|
|
|
2005-12-07 00:34:09 +01:00
|
|
|
extern unsigned char bus_isa;
|
|
|
|
extern unsigned char bus_8131_0;
|
|
|
|
extern unsigned char bus_8131_1;
|
|
|
|
extern unsigned char bus_8131_2;
|
|
|
|
extern unsigned char bus_8111_0;
|
|
|
|
extern unsigned char bus_8111_1;
|
|
|
|
extern unsigned apicid_8111;
|
|
|
|
extern unsigned apicid_8131_1;
|
|
|
|
extern unsigned apicid_8131_2;
|
|
|
|
|
|
|
|
extern unsigned sbdn3;
|
|
|
|
|
|
|
|
extern void get_bus_conf(void);
|
2005-07-08 04:49:49 +02:00
|
|
|
|
2004-10-20 07:07:16 +02:00
|
|
|
void *smp_write_config_table(void *v)
|
2004-01-12 21:00:43 +01:00
|
|
|
{
|
|
|
|
static const char sig[4] = "PCMP";
|
|
|
|
static const char oem[8] = "TYAN ";
|
|
|
|
static const char productid[12] = "S2881 ";
|
|
|
|
struct mp_config_table *mc;
|
|
|
|
|
|
|
|
unsigned char bus_num;
|
2005-12-07 00:34:09 +01:00
|
|
|
|
|
|
|
int i;
|
2004-01-12 21:00:43 +01:00
|
|
|
|
|
|
|
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
|
|
|
memset(mc, 0, sizeof(*mc));
|
|
|
|
|
|
|
|
memcpy(mc->mpc_signature, sig, sizeof(sig));
|
|
|
|
mc->mpc_length = sizeof(*mc); /* initially just the header */
|
|
|
|
mc->mpc_spec = 0x04;
|
|
|
|
mc->mpc_checksum = 0; /* not yet computed */
|
|
|
|
memcpy(mc->mpc_oem, oem, sizeof(oem));
|
|
|
|
memcpy(mc->mpc_productid, productid, sizeof(productid));
|
|
|
|
mc->mpc_oemptr = 0;
|
|
|
|
mc->mpc_oemsize = 0;
|
|
|
|
mc->mpc_entry_count = 0; /* No entries yet... */
|
|
|
|
mc->mpc_lapic = LAPIC_ADDR;
|
|
|
|
mc->mpe_length = 0;
|
|
|
|
mc->mpe_checksum = 0;
|
|
|
|
mc->reserved = 0;
|
|
|
|
|
2004-10-20 07:07:16 +02:00
|
|
|
smp_write_processors(mc);
|
2004-01-12 21:00:43 +01:00
|
|
|
|
2005-12-07 00:34:09 +01:00
|
|
|
get_bus_conf();
|
2004-01-12 21:00:43 +01:00
|
|
|
|
|
|
|
|
2005-12-07 00:34:09 +01:00
|
|
|
/*Bus: Bus ID Type*/
|
2004-01-12 21:00:43 +01:00
|
|
|
/* define bus and isa numbers */
|
2005-12-07 00:34:09 +01:00
|
|
|
for(bus_num = 0; bus_num < bus_isa; bus_num++) {
|
2004-01-12 21:00:43 +01:00
|
|
|
smp_write_bus(mc, bus_num, "PCI ");
|
|
|
|
}
|
|
|
|
smp_write_bus(mc, bus_isa, "ISA ");
|
|
|
|
|
|
|
|
|
2005-12-07 00:34:09 +01:00
|
|
|
/*I/O APICs: APIC ID Version State Address*/
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_ioapic(mc, apicid_8111, 0x11, 0xfec00000);
|
2004-01-12 21:00:43 +01:00
|
|
|
{
|
2004-10-20 07:07:16 +02:00
|
|
|
device_t dev;
|
|
|
|
struct resource *res;
|
2005-12-07 00:34:09 +01:00
|
|
|
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3,1));
|
2004-01-12 21:00:43 +01:00
|
|
|
if (dev) {
|
2004-10-20 07:07:16 +02:00
|
|
|
res = find_resource(dev, PCI_BASE_ADDRESS_0);
|
|
|
|
if (res) {
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_ioapic(mc, apicid_8131_1, 0x11, res->base);
|
2004-10-20 07:07:16 +02:00
|
|
|
}
|
2004-01-12 21:00:43 +01:00
|
|
|
}
|
2005-12-07 00:34:09 +01:00
|
|
|
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3+1,1));
|
2004-01-12 21:00:43 +01:00
|
|
|
if (dev) {
|
2004-10-20 07:07:16 +02:00
|
|
|
res = find_resource(dev, PCI_BASE_ADDRESS_0);
|
|
|
|
if (res) {
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_ioapic(mc, apicid_8131_2, 0x11, res->base);
|
2004-10-20 07:07:16 +02:00
|
|
|
}
|
2004-01-12 21:00:43 +01:00
|
|
|
}
|
2004-10-20 07:07:16 +02:00
|
|
|
|
2004-01-12 21:00:43 +01:00
|
|
|
}
|
|
|
|
|
2005-12-07 00:34:09 +01:00
|
|
|
/*I/O Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN#
|
|
|
|
*/ smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, apicid_8111, 0x0);
|
2005-07-06 19:15:30 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x1, apicid_8111, 0x1);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, apicid_8111, 0x2);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x3, apicid_8111, 0x3);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x4, apicid_8111, 0x4);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x6, apicid_8111, 0x6);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x7, apicid_8111, 0x7);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x8, apicid_8111, 0x8);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xc, apicid_8111, 0xc);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xd, apicid_8111, 0xd);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xe, apicid_8111, 0xe);
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xf, apicid_8111, 0xf);
|
2005-12-07 00:34:09 +01:00
|
|
|
|
|
|
|
//8111 LPC ????
|
2006-10-05 01:57:49 +02:00
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_0, ((sysconf.sbdn+1)<<2)|0, apicid_8111, 0x13);
|
2005-12-07 00:34:09 +01:00
|
|
|
|
|
|
|
//On Board AMD USB ???
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0<<2)|3, apicid_8111, 0x13);
|
|
|
|
|
|
|
|
//On Board ATI Display Adapter
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (6<<2)|0, apicid_8111, 0x12);
|
|
|
|
|
|
|
|
//On Board SI Serial ATA
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (5<<2)|0, apicid_8111, 0x11);
|
|
|
|
|
|
|
|
//Slot 3 PCIX 100/66
|
|
|
|
for(i=0;i<4;i++) {
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (8<<2)|i, apicid_8131_1, (3+i)%4); //27
|
|
|
|
}
|
|
|
|
|
|
|
|
//On Board NIC and adaptec scsi
|
|
|
|
for(i=0;i<2;i++) {
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (9<<2)|i, apicid_8131_1, (0+i)%4); //24
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (0xa<<2)|i, apicid_8131_1, (0+i)%4); //24
|
|
|
|
}
|
|
|
|
|
|
|
|
//Slot 1 PCI-X 133/100/66 or Side 1 on raiser card
|
|
|
|
for(i=0;i<4;i++) {
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_2, (3<<2)|i, apicid_8131_2, (0+i)%4); //28
|
|
|
|
}
|
|
|
|
|
|
|
|
//Slot 1 PCI-X 133/100/66, Side 2 on raiser card
|
|
|
|
//Fix ME, IRQ Pins?
|
|
|
|
for(i=0;i<4;i++) {
|
|
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_2, (4<<2)|i, apicid_8131_2, (1+i)%4); //28
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2004-01-12 21:00:43 +01:00
|
|
|
|
2005-12-07 00:34:09 +01:00
|
|
|
/*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN#*/
|
2004-01-12 21:00:43 +01:00
|
|
|
smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, MP_APIC_ALL, 0x0);
|
2005-12-07 00:34:09 +01:00
|
|
|
smp_write_intsrc(mc, mp_NMI, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, MP_APIC_ALL, 0x1);
|
2004-01-12 21:00:43 +01:00
|
|
|
/* There is no extension information... */
|
|
|
|
|
|
|
|
/* Compute the checksums */
|
|
|
|
mc->mpe_checksum = smp_compute_checksum(smp_next_mpc_entry(mc), mc->mpe_length);
|
|
|
|
mc->mpc_checksum = smp_compute_checksum(mc, mc->mpc_length);
|
|
|
|
printk_debug("Wrote the mp table end at: %p - %p\n",
|
|
|
|
mc, smp_next_mpe_entry(mc));
|
|
|
|
return smp_next_mpe_entry(mc);
|
|
|
|
}
|
|
|
|
|
2004-10-20 07:07:16 +02:00
|
|
|
unsigned long write_smp_table(unsigned long addr)
|
2004-01-12 21:00:43 +01:00
|
|
|
{
|
|
|
|
void *v;
|
|
|
|
v = smp_write_floating_table(addr);
|
2004-10-20 07:07:16 +02:00
|
|
|
return (unsigned long)smp_write_config_table(v);
|
2004-01-12 21:00:43 +01:00
|
|
|
}
|