73 lines
1.6 KiB
Plaintext
73 lines
1.6 KiB
Plaintext
|
#
|
||
|
|
# Automatically generated make config: don't edit
|
||
|
|
# libpayload version: 0.2.0
|
||
|
|
# Thu Aug 14 20:38:59 2014
|
||
|
|
#
|
||
|
|
|
||
|
|
#
|
||
|
|
# Generic Options
|
||
|
|
#
|
||
|
|
# CONFIG_LP_EXPERIMENTAL is not set
|
||
|
|
# CONFIG_LP_OBSOLETE is not set
|
||
|
|
# CONFIG_LP_DEVELOPER is not set
|
||
|
|
# CONFIG_LP_CHROMEOS is not set
|
||
|
|
|
||
|
|
#
|
||
|
|
# Architecture Options
|
||
|
|
#
|
||
|
|
CONFIG_LP_ARCH_ARMV7=y
|
||
|
|
# CONFIG_LP_ARCH_X86 is not set
|
||
|
|
# CONFIG_LP_MEMMAP_RAM_ONLY is not set
|
||
|
|
|
||
|
|
#
|
||
|
|
# Standard Libraries
|
||
|
|
#
|
||
|
|
CONFIG_LP_LIBC=y
|
||
|
|
CONFIG_LP_CURSES=y
|
||
|
|
CONFIG_LP_TINYCURSES=y
|
||
|
|
# CONFIG_LP_PDCURSES is not set
|
||
|
|
CONFIG_LP_CBFS=y
|
||
|
|
CONFIG_LP_LZMA=y
|
||
|
|
|
||
|
|
#
|
||
|
|
# Console Options
|
||
|
|
#
|
||
|
|
# CONFIG_LP_SKIP_CONSOLE_INIT is not set
|
||
|
|
CONFIG_LP_CBMEM_CONSOLE=y
|
||
|
|
CONFIG_LP_SERIAL_CONSOLE=y
|
||
|
|
# CONFIG_LP_SERIAL_SET_SPEED is not set
|
||
|
|
# CONFIG_LP_SERIAL_ACS_FALLBACK is not set
|
||
|
|
CONFIG_LP_VIDEO_CONSOLE=y
|
||
|
|
# CONFIG_LP_COREBOOT_VIDEO_CONSOLE is not set
|
||
|
|
CONFIG_LP_PC_KEYBOARD=y
|
||
|
|
CONFIG_LP_PC_KEYBOARD_LAYOUT_US=y
|
||
|
|
# CONFIG_LP_PC_KEYBOARD_LAYOUT_DE is not set
|
||
|
|
|
||
|
|
#
|
||
|
|
# Drivers
|
||
|
|
#
|
||
|
|
# CONFIG_LP_RTC_PORT_EXTENDED_VIA is not set
|
||
|
|
CONFIG_LP_STORAGE=y
|
||
|
|
# CONFIG_LP_STORAGE_64BIT_LBA is not set
|
||
|
|
CONFIG_LP_STORAGE_ATA=y
|
||
|
|
CONFIG_LP_STORAGE_ATAPI=y
|
||
|
|
CONFIG_LP_USB=y
|
||
|
|
CONFIG_LP_USB_OHCI=y
|
||
|
|
CONFIG_LP_USB_EHCI=y
|
||
|
|
CONFIG_LP_USB_XHCI=y
|
||
|
|
CONFIG_LP_USB_HID=y
|
||
|
|
CONFIG_LP_USB_HUB=y
|
||
|
|
CONFIG_LP_USB_MSC=y
|
||
|
|
CONFIG_LP_USB_GEN_HUB=y
|
||
|
|
# CONFIG_LP_USB_PCI is not set
|
||
|
|
CONFIG_LP_USB_MEMORY=y
|
||
|
|
CONFIG_LP_USB_OHCI_BASE_ADDRESS=0x12120000
|
||
|
|
CONFIG_LP_USB_EHCI_BASE_ADDRESS=0x12110000
|
||
|
|
CONFIG_LP_USB_XHCI_BASE_ADDRESS=0x12000000
|
||
|
|
# CONFIG_LP_BIG_ENDIAN is not set
|
||
|
|
CONFIG_LP_LITTLE_ENDIAN=y
|
||
|
|
# CONFIG_LP_IO_ADDRESS_SPACE is not set
|
||
|
|
CONFIG_LP_ARCH_SPECIFIC_OPTIONS=y
|
||
|
|
CONFIG_LP_COREBOOT_INFO_RANGE_BASE=0x10
|
||
|
|
CONFIG_LP_COREBOOT_INFO_RANGE_SIZE=0x4000000
|