32 lines
879 B
C
32 lines
879 B
C
|
/*
|
||
|
|
* This file is part of the coreboot project.
|
||
|
|
*
|
||
|
|
* Copyright (C) 2016 Intel Corporation.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; version 2 of the License.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <console/console.h>
|
||
|
|
#include <fsp/util.h>
|
||
|
|
#include <reset.h>
|
||
|
|
|
||
|
|
void chipset_handle_reset(uint32_t status)
|
||
|
|
{
|
||
|
|
switch (status) {
|
||
|
|
case FSP_STATUS_RESET_REQUIRED_5: /* Global Reset */
|
||
|
|
global_reset();
|
||
|
|
break;
|
||
|
|
default:
|
||
|
|
printk(BIOS_ERR, "unhandled reset type %x\n", status);
|
||
|
|
die("unknown reset type");
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
}
|