2007-06-14 14:02:38 +02:00
|
|
|
/*
|
2008-01-18 11:35:56 +01:00
|
|
|
* This file is part of the coreboot project.
|
2007-06-14 14:02:38 +02:00
|
|
|
*
|
2010-08-01 04:33:42 +02:00
|
|
|
* Copyright (C) 2007 Corey Osgood <corey.osgood@gmail.com>
|
2007-06-14 14:02:38 +02:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
2013-02-23 18:37:27 +01:00
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
2007-06-14 14:02:38 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef NORTHBRIDGE_INTEL_I82810_RAMINIT_H
|
|
|
|
#define NORTHBRIDGE_INTEL_I82810_RAMINIT_H
|
|
|
|
|
2007-06-20 00:47:11 +02:00
|
|
|
/* The 82810 supports max. 2 dual-sided DIMMs. */
|
2007-06-14 14:02:38 +02:00
|
|
|
#define DIMM_SOCKETS 2
|
|
|
|
|
2010-10-14 01:00:41 +02:00
|
|
|
/* Function prototypes. */
|
|
|
|
void sdram_set_registers(void);
|
|
|
|
void sdram_set_spd_registers(void);
|
|
|
|
void sdram_enable(void);
|
|
|
|
|
2010-12-27 12:34:57 +01:00
|
|
|
/* Debug */
|
2010-12-29 22:02:50 +01:00
|
|
|
#if CONFIG_DEBUG_RAM_SETUP
|
2010-12-27 12:34:57 +01:00
|
|
|
void dump_spd_registers(void);
|
|
|
|
void dump_pci_device(unsigned dev);
|
2010-12-29 22:02:50 +01:00
|
|
|
#else
|
|
|
|
#define dump_spd_registers()
|
|
|
|
#endif
|
2010-10-14 01:00:41 +02:00
|
|
|
#endif
|