2020-05-11 21:11:27 +02:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
|
|
|
|
#include <console/console.h>
|
|
|
|
#include <espi.h>
|
|
|
|
#include <stdint.h>
|
|
|
|
|
|
|
|
void espi_show_slave_general_configuration(uint32_t config)
|
|
|
|
{
|
|
|
|
uint32_t io_mode;
|
|
|
|
uint32_t op_freq;
|
|
|
|
|
|
|
|
printk(BIOS_DEBUG, "eSPI Slave configuration:\n");
|
|
|
|
|
|
|
|
if (config & ESPI_SLAVE_CRC_ENABLE)
|
|
|
|
printk(BIOS_DEBUG, " CRC checking enabled\n");
|
|
|
|
|
|
|
|
if (config & ESPI_SLAVE_RESP_MOD_ENABLE)
|
|
|
|
printk(BIOS_DEBUG, " Response modifier enabled\n");
|
|
|
|
|
|
|
|
if (config & ESPI_SLAVE_ALERT_MODE_PIN)
|
|
|
|
printk(BIOS_DEBUG, " Dedicated Alert# used to signal alert event\n");
|
|
|
|
else
|
|
|
|
printk(BIOS_DEBUG, " IO bit1 pin used to signal alert event\n");
|
|
|
|
|
|
|
|
io_mode = config & ESPI_SLAVE_IO_MODE_SEL_MASK;
|
2020-05-13 00:46:16 +02:00
|
|
|
switch (io_mode) {
|
|
|
|
case ESPI_SLAVE_IO_MODE_SEL_SINGLE:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " eSPI single IO mode selected\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_IO_MODE_SEL_DUAL:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " eSPI dual IO mode selected\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_IO_MODE_SEL_QUAD:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " eSPI quad IO mode selected\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
break;
|
|
|
|
default:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " Error: Invalid eSPI IO mode selected\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
}
|
2020-05-11 21:11:27 +02:00
|
|
|
|
|
|
|
io_mode = config & ESPI_SLAVE_IO_MODE_SUPP_MASK;
|
2020-05-13 00:46:16 +02:00
|
|
|
switch (io_mode) {
|
|
|
|
case ESPI_SLAVE_IO_MODE_SUPP_SINGLE_QUAD:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " eSPI quad and single IO modes supported\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_IO_MODE_SUPP_SINGLE_DUAL:
|
|
|
|
printk(BIOS_DEBUG, " eSPI dual and single IO modes supported\n");
|
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_IO_MODE_SUPP_SINGLE_DUAL_QUAD:
|
|
|
|
printk(BIOS_DEBUG, " eSPI quad, dual and single IO modes supported\n");
|
|
|
|
break;
|
|
|
|
default:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " Only eSPI single IO mode supported\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
}
|
2020-05-11 21:11:27 +02:00
|
|
|
|
|
|
|
if (config & ESPI_SLAVE_OPEN_DRAIN_ALERT_SEL)
|
|
|
|
printk(BIOS_DEBUG, " Alert# pin is open-drain\n");
|
|
|
|
else
|
|
|
|
printk(BIOS_DEBUG, " Alert# pin is driven\n");
|
|
|
|
|
|
|
|
op_freq = config & ESPI_SLAVE_OP_FREQ_SEL_MASK;
|
2020-05-13 00:46:16 +02:00
|
|
|
switch (op_freq) {
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SEL_20_MHZ:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " eSPI 20MHz selected\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SEL_25_MHZ:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " eSPI 25MHz selected\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SEL_33_MHZ:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " eSPI 33MHz selected\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SEL_50_MHZ:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " eSPI 50MHz selected\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SEL_66_MHZ:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " eSPI 66MHz selected\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
break;
|
|
|
|
default:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " Error: Invalid eSPI frequency\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
}
|
2020-05-11 21:11:27 +02:00
|
|
|
|
|
|
|
if (config & ESPI_SLAVE_OPEN_DRAIN_ALERT_SUPP)
|
|
|
|
printk(BIOS_DEBUG, " Open-drain Alert# pin supported\n");
|
|
|
|
|
|
|
|
op_freq = config & ESPI_SLAVE_OP_FREQ_SUPP_MASK;
|
2020-05-13 00:46:16 +02:00
|
|
|
switch (op_freq) {
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SUPP_20_MHZ:
|
|
|
|
printk(BIOS_DEBUG, " eSPI up to 20MHz supported\n");
|
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SUPP_25_MHZ:
|
|
|
|
printk(BIOS_DEBUG, " eSPI up to 25MHz supported\n");
|
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SUPP_33_MHZ:
|
|
|
|
printk(BIOS_DEBUG, " eSPI up to 33MHz supported\n");
|
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SUPP_50_MHZ:
|
|
|
|
printk(BIOS_DEBUG, " eSPI up to 50MHz supported\n");
|
|
|
|
break;
|
|
|
|
case ESPI_SLAVE_OP_FREQ_SUPP_66_MHZ:
|
|
|
|
printk(BIOS_DEBUG, " eSPI up to 66MHz supported\n");
|
|
|
|
break;
|
|
|
|
default:
|
2020-05-11 21:11:27 +02:00
|
|
|
printk(BIOS_DEBUG, " Error: Invalid eSPI frequency\n");
|
2020-05-13 00:46:16 +02:00
|
|
|
}
|
2020-05-11 21:11:27 +02:00
|
|
|
|
|
|
|
printk(BIOS_DEBUG, " Maximum Wait state: %d\n",
|
|
|
|
(config & ESPI_SLAVE_MAX_WAIT_MASK) >> ESPI_SLAVE_MAX_WAIT_SHIFT);
|
|
|
|
|
|
|
|
if (config & ESPI_SLAVE_PERIPH_CH_SUPP)
|
|
|
|
printk(BIOS_DEBUG, " Peripheral Channel supported\n");
|
|
|
|
if (config & ESPI_SLAVE_VW_CH_SUPP)
|
|
|
|
printk(BIOS_DEBUG, " Virtual Wire Channel supported\n");
|
|
|
|
if (config & ESPI_SLAVE_OOB_CH_SUPP)
|
|
|
|
printk(BIOS_DEBUG, " OOB Channel supported\n");
|
|
|
|
if (config & ESPI_SLAVE_FLASH_CH_SUPP)
|
|
|
|
printk(BIOS_DEBUG, " Flash Access Channel supported\n");
|
|
|
|
printk(BIOS_DEBUG, "\n");
|
|
|
|
}
|