2020-01-06 11:31:34 +01:00
|
|
|
/*
|
|
|
|
|
* This file is part of the coreboot project.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __DEVICE_SMBUS_HOST_H__
|
|
|
|
|
#define __DEVICE_SMBUS_HOST_H__
|
|
|
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
|
|
|
|
|
|
/* Low-level SMBUS host controller. */
|
|
|
|
|
|
|
|
|
|
int do_smbus_recv_byte(uintptr_t base, u8 device);
|
|
|
|
|
int do_smbus_send_byte(uintptr_t base, u8 device, u8 val);
|
|
|
|
|
int do_smbus_read_byte(uintptr_t base, u8 device, u8 address);
|
|
|
|
|
int do_smbus_write_byte(uintptr_t base, u8 device, u8 address, u8 data);
|
|
|
|
|
int do_smbus_read_word(uintptr_t base, u8 device, u8 address);
|
|
|
|
|
int do_smbus_write_word(uintptr_t base, u8 device, u8 address, u16 data);
|
|
|
|
|
|
|
|
|
|
int do_smbus_block_read(uintptr_t base, u8 device, u8 cmd, size_t max_bytes, u8 *buf);
|
|
|
|
|
int do_smbus_block_write(uintptr_t base, u8 device, u8 cmd, size_t bytes, const u8 *buf);
|
|
|
|
|
|
|
|
|
|
/* For Intel, implemented since ICH5. */
|
|
|
|
|
int do_i2c_eeprom_read(uintptr_t base, u8 device, u8 offset, size_t bytes, u8 *buf);
|
|
|
|
|
int do_i2c_block_write(uintptr_t base, u8 device, size_t bytes, u8 *buf);
|
|
|
|
|
|
2020-01-06 18:00:31 +01:00
|
|
|
/* Upstream API */
|
|
|
|
|
|
|
|
|
|
void smbus_host_reset(uintptr_t base);
|
|
|
|
|
|
|
|
|
|
|
2020-01-06 11:31:34 +01:00
|
|
|
#endif
|
