2020-04-03 01:21:01 +02:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2011-02-14 20:04:45 +01:00
|
|
|
|
|
|
|
/* DefinitionBlock Statement */
|
2020-05-02 19:24:23 +02:00
|
|
|
#include <acpi/acpi.h>
|
2011-02-14 20:04:45 +01:00
|
|
|
DefinitionBlock (
|
2013-03-29 20:33:39 +01:00
|
|
|
"DSDT.AML", /* Output filename */
|
|
|
|
"DSDT", /* Signature */
|
2011-02-14 20:04:45 +01:00
|
|
|
0x02, /* DSDT Revision, needs to be 2 for 64bit */
|
2018-11-22 11:15:29 +01:00
|
|
|
OEM_ID,
|
|
|
|
ACPI_TABLE_CREATOR,
|
2011-02-14 20:04:45 +01:00
|
|
|
0x00010001 /* OEM Revision */
|
|
|
|
)
|
|
|
|
{ /* Start of ASL file */
|
2013-03-29 20:33:39 +01:00
|
|
|
/* #include <arch/x86/acpi/debug.asl> */ /* Include global debug methods if needed */
|
2013-09-13 06:57:49 +02:00
|
|
|
|
2013-03-29 20:33:39 +01:00
|
|
|
#include "acpi/mainboard.asl"
|
2011-02-14 20:04:45 +01:00
|
|
|
|
2013-03-29 20:33:39 +01:00
|
|
|
#include <cpu/amd/agesa/family14/acpi/cpu.asl>
|
2011-02-14 20:04:45 +01:00
|
|
|
|
|
|
|
#include "acpi/routing.asl"
|
2013-09-13 06:57:49 +02:00
|
|
|
|
2011-02-14 20:04:45 +01:00
|
|
|
Scope(\_SB) {
|
2013-03-29 20:33:39 +01:00
|
|
|
/* global utility methods expected within the \_SB scope */
|
|
|
|
#include <arch/x86/acpi/globutil.asl>
|
2011-02-14 20:04:45 +01:00
|
|
|
|
|
|
|
Device(PCI0) {
|
|
|
|
|
2013-03-29 20:33:39 +01:00
|
|
|
/* Describe the AMD Northbridge */
|
|
|
|
#include <northbridge/amd/agesa/family14/acpi/northbridge.asl>
|
2011-02-14 20:04:45 +01:00
|
|
|
|
2013-03-29 20:33:39 +01:00
|
|
|
/* Describe the AMD Fusion Controller Hub Southbridge */
|
|
|
|
#include <southbridge/amd/cimx/sb800/acpi/fch.asl>
|
2011-02-14 20:04:45 +01:00
|
|
|
|
2014-04-05 17:53:49 +02:00
|
|
|
/* Primary (and only) IDE channel */
|
|
|
|
Device(IDEC) {
|
|
|
|
Name(_ADR, 0x00140001)
|
|
|
|
#include "acpi/ide.asl"
|
|
|
|
} /* end IDEC */
|
|
|
|
|
2011-02-14 20:04:45 +01:00
|
|
|
}
|
2013-03-29 20:33:39 +01:00
|
|
|
} /* End Scope(_SB) */
|
2011-02-14 20:04:45 +01:00
|
|
|
|
2013-03-29 20:33:39 +01:00
|
|
|
/* Contains the supported sleep states for this chipset */
|
2017-08-07 20:42:46 +02:00
|
|
|
#include <southbridge/amd/common/acpi/sleepstates.asl>
|
2011-02-14 20:04:45 +01:00
|
|
|
|
2013-03-29 20:33:39 +01:00
|
|
|
/* Contains the Sleep methods (WAK, PTS, GTS, etc.) */
|
|
|
|
#include "acpi/sleep.asl"
|
2011-02-14 20:04:45 +01:00
|
|
|
|
2013-03-29 20:33:39 +01:00
|
|
|
#include "acpi/gpe.asl"
|
2011-02-14 20:04:45 +01:00
|
|
|
}
|
|
|
|
/* End of ASL file */
|