2014-02-14 09:04:31 +01:00
|
|
|
/*
|
|
|
|
* This file is part of the coreboot project.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2003 Eric Biederman
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; version 2 of
|
|
|
|
* the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
|
|
|
|
* MA 02110-1301 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <build.h>
|
|
|
|
#include <console/console.h>
|
|
|
|
#include <console/uart.h>
|
2014-02-27 18:30:18 +01:00
|
|
|
#include <console/streams.h>
|
2014-02-14 09:04:31 +01:00
|
|
|
#include <option.h>
|
|
|
|
|
|
|
|
#if CONFIG_EARLY_PCI_BRIDGE
|
|
|
|
/* FIXME: ROMCC chokes on PCI headers. */
|
|
|
|
#include <device/pci.h>
|
|
|
|
#endif
|
|
|
|
|
2014-02-28 13:37:27 +01:00
|
|
|
#if !defined(__ROMCC__)
|
|
|
|
/* While in romstage, console loglevel is built-time constant. */
|
|
|
|
static ROMSTAGE_CONST int console_loglevel = CONFIG_DEFAULT_CONSOLE_LOGLEVEL;
|
|
|
|
|
|
|
|
int console_log_level(int msg_level)
|
|
|
|
{
|
|
|
|
return (console_loglevel >= msg_level);
|
|
|
|
}
|
2014-01-27 14:09:13 +01:00
|
|
|
#endif
|
|
|
|
|
2014-02-14 09:04:31 +01:00
|
|
|
void console_init(void)
|
|
|
|
{
|
|
|
|
#if !defined(__PRE_RAM__)
|
|
|
|
if(get_option(&console_loglevel, "debug_level") != CB_SUCCESS)
|
|
|
|
console_loglevel=CONFIG_DEFAULT_CONSOLE_LOGLEVEL;
|
|
|
|
#endif
|
|
|
|
|
2014-02-27 18:30:18 +01:00
|
|
|
#if CONFIG_EARLY_PCI_BRIDGE && !defined(__SMM__)
|
2014-02-14 09:04:31 +01:00
|
|
|
pci_early_bridge_init();
|
|
|
|
#endif
|
|
|
|
|
|
|
|
console_hw_init();
|
|
|
|
|
|
|
|
#if defined(__PRE_RAM__)
|
|
|
|
static const char console_test[] =
|
|
|
|
"\n\ncoreboot-"
|
|
|
|
COREBOOT_VERSION
|
|
|
|
COREBOOT_EXTRA_VERSION
|
|
|
|
" "
|
|
|
|
COREBOOT_BUILD
|
|
|
|
" starting...\n";
|
|
|
|
|
|
|
|
print_info(console_test);
|
|
|
|
#endif
|
|
|
|
}
|