143 lines
4.8 KiB
C
143 lines
4.8 KiB
C
|
#include <console/console.h>
|
||
|
#include <arch/smp/mpspec.h>
|
||
|
#include <device/pci.h>
|
||
|
#include <string.h>
|
||
|
#include <stdint.h>
|
||
|
|
||
|
void *smp_write_config_table(void *v)
|
||
|
{
|
||
|
static const char sig[4] = "PCMP";
|
||
|
static const char oem[8] = "LNXI ";
|
||
|
static const char productid[12] = "X6DAI-G ";
|
||
|
struct mp_config_table *mc;
|
||
|
unsigned char bus_num;
|
||
|
unsigned char bus_isa;
|
||
|
unsigned char bus_6300;
|
||
|
|
||
|
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
||
|
memset(mc, 0, sizeof(*mc));
|
||
|
|
||
|
memcpy(mc->mpc_signature, sig, sizeof(sig));
|
||
|
mc->mpc_length = sizeof(*mc); /* initially just the header */
|
||
|
mc->mpc_spec = 0x04;
|
||
|
mc->mpc_checksum = 0; /* not yet computed */
|
||
|
memcpy(mc->mpc_oem, oem, sizeof(oem));
|
||
|
memcpy(mc->mpc_productid, productid, sizeof(productid));
|
||
|
mc->mpc_oemptr = 0;
|
||
|
mc->mpc_oemsize = 0;
|
||
|
mc->mpc_entry_count = 0; /* No entries yet... */
|
||
|
mc->mpc_lapic = LAPIC_ADDR;
|
||
|
mc->mpe_length = 0;
|
||
|
mc->mpe_checksum = 0;
|
||
|
mc->reserved = 0;
|
||
|
|
||
|
smp_write_processors(mc);
|
||
|
|
||
|
{
|
||
|
device_t dev;
|
||
|
|
||
|
/* southbridge */
|
||
|
dev = dev_find_slot(0, PCI_DEVFN(0x1e,0));
|
||
|
if (dev) {
|
||
|
bus_6300 = pci_read_config8(dev, PCI_SECONDARY_BUS);
|
||
|
bus_isa = pci_read_config8(dev, PCI_SUBORDINATE_BUS);
|
||
|
bus_isa++;
|
||
|
}
|
||
|
else {
|
||
|
printk_debug("ERROR - could not find PCI 0:1e.0, using defaults\n");
|
||
|
bus_6300 = 5;
|
||
|
bus_isa = 6;
|
||
|
}
|
||
|
}
|
||
|
|
||
|
/* define bus and isa numbers */
|
||
|
for(bus_num = 0; bus_num < bus_isa; bus_num++) {
|
||
|
smp_write_bus(mc, bus_num, "PCI ");
|
||
|
}
|
||
|
smp_write_bus(mc, bus_isa, "ISA ");
|
||
|
|
||
|
/* IOAPIC handling */
|
||
|
|
||
|
smp_write_ioapic(mc, 2, 0x20, 0xfec00000);
|
||
|
smp_write_ioapic(mc, 3, 0x20, 0xfec10000);
|
||
|
|
||
|
/* ISA backward compatibility interrupts */
|
||
|
smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x00, 0x02, 0x00);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x01, 0x02, 0x01);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x00, 0x02, 0x02);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x03, 0x02, 0x03);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x04, 0x02, 0x04);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
0x00, 0x74, 0x02, 0x10);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x06, 0x02, 0x06);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x07, 0x02, 0x07);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x08, 0x02, 0x08);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x09, 0x02, 0x09);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
0x00, 0x77, 0x02, 0x17);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
0x00, 0x75, 0x02, 0x13);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x0c, 0x02, 0x0c);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x0d, 0x02, 0x0d);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x0e, 0x02, 0x0e);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x0f, 0x02, 0x0f);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
0x00, 0x7c, 0x02, 0x12);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
0x00, 0x7d, 0x02, 0x11);
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
0x00, 0x7d, 0x02, 0x11);
|
||
|
/* Slot 1 function 0 */
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
4, 0x04, 0x03, 0x00);
|
||
|
/* Slot 2 function 0 */
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
4, 0x0c, 0x03, 0x01);
|
||
|
/* Slot 3 function 0 */
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
bus_6300, 0x20, 0x02, 0x14);
|
||
|
/* Slot 4 function 0 */
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
bus_6300, 0x08, 0x02, 0x15);
|
||
|
/* On board NIC */
|
||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW,
|
||
|
bus_6300, 0x0c, 0x02, 0x16);
|
||
|
|
||
|
/* Standard local interrupt assignments */
|
||
|
// smp_write_lintsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
// bus_isa, 0x00, MP_APIC_ALL, 0x00);
|
||
|
smp_write_lintsrc(mc, mp_NMI, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH,
|
||
|
bus_isa, 0x00, MP_APIC_ALL, 0x01);
|
||
|
|
||
|
/* There is no extension information... */
|
||
|
|
||
|
/* Compute the checksums */
|
||
|
mc->mpe_checksum = smp_compute_checksum(smp_next_mpc_entry(mc), mc->mpe_length);
|
||
|
|
||
|
mc->mpc_checksum = smp_compute_checksum(mc, mc->mpc_length);
|
||
|
printk_debug("Wrote the mp table end at: %p - %p\n",
|
||
|
mc, smp_next_mpe_entry(mc));
|
||
|
return smp_next_mpe_entry(mc);
|
||
|
}
|
||
|
|
||
|
unsigned long write_smp_table(unsigned long addr)
|
||
|
{
|
||
|
void *v;
|
||
|
v = smp_write_floating_table(addr);
|
||
|
return (unsigned long)smp_write_config_table(v);
|
||
|
}
|
||
|
|