2003-07-24 00:20:55 +02:00
|
|
|
# Config file for Embedded Planet EP405PC board
|
|
|
|
# This will make a target directory of ./ep405pc
|
|
|
|
|
|
|
|
loadoptions
|
|
|
|
|
|
|
|
target ep405pc
|
|
|
|
|
2003-07-28 23:23:02 +02:00
|
|
|
uses ARCH
|
|
|
|
uses CPU_OPT
|
|
|
|
uses CROSS_COMPILE
|
2003-07-24 00:20:55 +02:00
|
|
|
uses HAVE_OPTION_TABLE
|
|
|
|
uses CONFIG_COMPRESS
|
2003-07-28 23:23:02 +02:00
|
|
|
uses CONFIG_CHIP_CONFIGURE
|
2003-07-24 00:20:55 +02:00
|
|
|
uses NO_POST
|
|
|
|
uses CONFIG_IDE_STREAM
|
2003-07-28 23:23:02 +02:00
|
|
|
uses CONFIG_SYS_CLK_FREQ
|
2003-07-24 00:20:55 +02:00
|
|
|
uses IDE_BOOT_DRIVE
|
|
|
|
uses USE_ELF_BOOT
|
|
|
|
uses IDE_SWAB IDE_OFFSET
|
|
|
|
uses ROM_SIZE ROM_IMAGE_SIZE
|
|
|
|
uses ROM_SECTION_SIZE
|
|
|
|
uses ROM_SECTION_OFFSET
|
2003-07-28 23:23:02 +02:00
|
|
|
uses _RESET
|
2003-07-24 00:20:55 +02:00
|
|
|
uses _ROMBASE
|
2003-07-28 23:23:02 +02:00
|
|
|
uses _RAMBASE
|
2003-07-24 00:20:55 +02:00
|
|
|
uses CACHE_RAM_BASE
|
|
|
|
uses CACHE_RAM_SIZE
|
|
|
|
uses STACK_SIZE HEAP_SIZE
|
|
|
|
uses MAINBOARD
|
|
|
|
uses MAINBOARD_PART_NUMBER
|
|
|
|
uses MAINBOARD_VENDOR
|
|
|
|
|
2003-07-28 23:23:02 +02:00
|
|
|
## Enable PPC405 instructions
|
|
|
|
option CPU_OPT="-Wa,-m405"
|
|
|
|
|
2003-07-24 00:20:55 +02:00
|
|
|
## use a cross compiler
|
|
|
|
option CROSS_COMPILE="powerpc-eabi-"
|
|
|
|
|
|
|
|
## Use chip configuration
|
|
|
|
option CONFIG_CHIP_CONFIGURE=1
|
|
|
|
|
|
|
|
## We don't use compressed image
|
|
|
|
option CONFIG_COMPRESS=0
|
|
|
|
|
|
|
|
## Turn off POST codes
|
|
|
|
option NO_POST=1
|
|
|
|
|
|
|
|
## Boot linux from IDE
|
|
|
|
option CONFIG_IDE_STREAM=1
|
|
|
|
option IDE_BOOT_DRIVE=0
|
|
|
|
option USE_ELF_BOOT=1
|
|
|
|
option IDE_SWAB=1
|
|
|
|
option IDE_OFFSET=0
|
|
|
|
|
|
|
|
option ROM_SIZE=1048576
|
|
|
|
|
|
|
|
## LinuxBIOS C code runs at this location in RAM
|
|
|
|
option _RAMBASE=0x00100000
|
|
|
|
|
|
|
|
## For the trick of using cache as ram
|
|
|
|
## put the fake ram location at this address
|
|
|
|
option CACHE_RAM_BASE=0x00200000
|
|
|
|
option CACHE_RAM_SIZE=0x00004000
|
|
|
|
|
|
|
|
##
|
|
|
|
## Use a 64K stack
|
|
|
|
##
|
|
|
|
option STACK_SIZE=0x10000
|
|
|
|
|
|
|
|
##
|
|
|
|
## Use a 64K heap
|
|
|
|
##
|
|
|
|
option HEAP_SIZE=0x10000
|
|
|
|
|
|
|
|
## Compute the location and size of where this firmware image
|
|
|
|
## (linuxBIOS plus bootloader) will live in the boot rom chip.
|
|
|
|
##
|
|
|
|
option ROM_SECTION_SIZE=ROM_SIZE
|
|
|
|
option ROM_SECTION_OFFSET=0
|
|
|
|
|
|
|
|
##
|
2003-07-28 23:23:02 +02:00
|
|
|
## System clock
|
|
|
|
##
|
|
|
|
option CONFIG_SYS_CLK_FREQ=33
|
2003-07-24 00:20:55 +02:00
|
|
|
|
|
|
|
romimage "normal"
|
2003-07-28 23:23:02 +02:00
|
|
|
## Reset vector address
|
|
|
|
option _RESET=0xfffffffc
|
|
|
|
|
|
|
|
## linuxBIOS ROM start address
|
|
|
|
option _ROMBASE=0xfff00000
|
|
|
|
|
2003-07-24 00:20:55 +02:00
|
|
|
## ROM_IMAGE_SIZE is the amount of space to allow linuxBIOS to occupy.
|
|
|
|
option ROM_IMAGE_SIZE=49152
|
|
|
|
|
|
|
|
mainboard embeddedplanet/ep405pc
|
|
|
|
end
|
|
|
|
|
|
|
|
buildrom ROM_SIZE "normal"
|