2011-11-15 14:27:07 +01:00
|
|
|
/*
|
|
|
|
* This file is part of the coreboot project.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
2013-02-23 18:37:27 +01:00
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
2011-11-15 14:27:07 +01:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <string.h>
|
|
|
|
#include "agesawrapper.h"
|
|
|
|
#include "BiosCallOuts.h"
|
|
|
|
#include "cpuRegisters.h"
|
|
|
|
#include "cpuCacheInit.h"
|
|
|
|
#include "cpuApicUtilities.h"
|
|
|
|
#include "cpuEarlyInit.h"
|
|
|
|
#include "cpuLateInit.h"
|
|
|
|
#include "Dispatcher.h"
|
|
|
|
#include "cpuCacheInit.h"
|
|
|
|
#include "amdlib.h"
|
|
|
|
#include "PlatformGnbPcieComplex.h"
|
|
|
|
#include "Filecode.h"
|
|
|
|
#include <arch/io.h>
|
|
|
|
|
|
|
|
#define FILECODE UNASSIGNED_FILE_FILECODE
|
|
|
|
|
|
|
|
#define MMCONF_ENABLE 1
|
|
|
|
|
|
|
|
/* ACPI table pointers returned by AmdInitLate */
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID *DmiTable = NULL;
|
|
|
|
VOID *AcpiPstate = NULL;
|
|
|
|
VOID *AcpiSrat = NULL;
|
|
|
|
VOID *AcpiSlit = NULL;
|
|
|
|
|
|
|
|
VOID *AcpiWheaMce = NULL;
|
|
|
|
VOID *AcpiWheaCmc = NULL;
|
|
|
|
VOID *AcpiAlib = NULL;
|
|
|
|
|
2011-11-15 14:27:07 +01:00
|
|
|
UINT32
|
|
|
|
agesawrapper_amdinitcpuio (
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS Status;
|
|
|
|
UINT64 MsrReg;
|
|
|
|
UINT32 PciData;
|
|
|
|
PCI_ADDR PciAddress;
|
|
|
|
AMD_CONFIG_PARAMS StdHeader;
|
|
|
|
|
|
|
|
/* Enable legacy video routing: D18F1xF4 VGA Enable */
|
|
|
|
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0xF4);
|
|
|
|
PciData = 1;
|
|
|
|
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
|
|
|
|
|
|
|
/* The platform BIOS needs to ensure the memory ranges of SB800 legacy
|
|
|
|
* devices (TPM, HPET, BIOS RAM, Watchdog Timer, I/O APIC and ACPI) are
|
|
|
|
* set to non-posted regions.
|
|
|
|
*/
|
|
|
|
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0x84);
|
|
|
|
PciData = 0x00FEDF00; // last address before processor local APIC at FEE00000
|
2011-12-13 06:04:25 +01:00
|
|
|
PciData |= 1 << 7; // set NP (non-posted) bit
|
2012-01-04 00:02:07 +01:00
|
|
|
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
|
|
|
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0x80);
|
|
|
|
PciData = (0xFED00000 >> 8) | 3; // lowest NP address is HPET at FED00000
|
|
|
|
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
|
|
|
|
|
|
|
/* Map the remaining PCI hole as posted MMIO */
|
|
|
|
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0x8C);
|
|
|
|
PciData = 0x00FECF00; // last address before non-posted range
|
|
|
|
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
|
|
|
LibAmdMsrRead (0xC001001A, &MsrReg, &StdHeader);
|
|
|
|
MsrReg = (MsrReg >> 8) | 3;
|
|
|
|
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0x88);
|
|
|
|
PciData = (UINT32)MsrReg;
|
|
|
|
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
|
|
|
|
|
|
|
/* Send all IO (0000-FFFF) to southbridge. */
|
|
|
|
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0xC4);
|
|
|
|
PciData = 0x0000F000;
|
|
|
|
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
|
|
|
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0x18, 1, 0xC0);
|
|
|
|
PciData = 0x00000003;
|
|
|
|
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
|
|
|
Status = AGESA_SUCCESS;
|
|
|
|
return (UINT32)Status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
UINT32
|
|
|
|
agesawrapper_amdinitmmio (
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS Status;
|
|
|
|
UINT64 MsrReg;
|
|
|
|
UINT32 PciData;
|
|
|
|
PCI_ADDR PciAddress;
|
|
|
|
AMD_CONFIG_PARAMS StdHeader;
|
|
|
|
|
|
|
|
UINT8 BusRangeVal = 0;
|
|
|
|
UINT8 BusNum;
|
|
|
|
UINT8 Index;
|
|
|
|
|
|
|
|
/*
|
|
|
|
Set the MMIO Configuration Base Address and Bus Range onto MMIO configuration base
|
|
|
|
Address MSR register.
|
|
|
|
*/
|
|
|
|
|
|
|
|
for (Index = 0; Index < 8; Index++) {
|
|
|
|
BusNum = CONFIG_MMCONF_BUS_NUMBER >> Index;
|
|
|
|
if (BusNum == 1) {
|
|
|
|
BusRangeVal = Index;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
MsrReg = (CONFIG_MMCONF_BASE_ADDRESS | (UINT64)(BusRangeVal << 2) | MMCONF_ENABLE);
|
|
|
|
LibAmdMsrWrite (0xC0010058, &MsrReg, &StdHeader);
|
|
|
|
|
|
|
|
/*
|
|
|
|
Set the NB_CFG MSR register. Enable CF8 extended configuration cycles.
|
|
|
|
*/
|
|
|
|
LibAmdMsrRead (0xC001001F, &MsrReg, &StdHeader);
|
|
|
|
MsrReg = MsrReg | 0x0000400000000000ull;
|
|
|
|
LibAmdMsrWrite (0xC001001F, &MsrReg, &StdHeader);
|
|
|
|
|
|
|
|
/* Set Ontario Link Data */
|
|
|
|
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0, 0, 0xE0);
|
|
|
|
PciData = 0x01308002;
|
|
|
|
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
|
|
|
PciAddress.AddressValue = MAKE_SBDFO (0, 0, 0, 0, 0xE4);
|
|
|
|
PciData = (AMD_APU_SSID<<0x10)|AMD_APU_SVID;
|
|
|
|
LibAmdPciWrite(AccessWidth32, PciAddress, &PciData, &StdHeader);
|
|
|
|
|
|
|
|
Status = AGESA_SUCCESS;
|
|
|
|
return (UINT32)Status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
UINT32
|
|
|
|
agesawrapper_amdinitreset (
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS status;
|
|
|
|
AMD_INTERFACE_PARAMS AmdParamStruct;
|
|
|
|
AMD_RESET_PARAMS AmdResetParams;
|
|
|
|
|
2014-04-30 15:13:08 +02:00
|
|
|
memset(&AmdParamStruct, 0, sizeof(AMD_INTERFACE_PARAMS));
|
|
|
|
memset(&AmdResetParams, 0, sizeof(AMD_RESET_PARAMS));
|
2012-01-04 00:02:07 +01:00
|
|
|
|
|
|
|
AmdParamStruct.AgesaFunctionName = AMD_INIT_RESET;
|
|
|
|
AmdParamStruct.AllocationMethod = ByHost;
|
|
|
|
AmdParamStruct.NewStructSize = sizeof(AMD_RESET_PARAMS);
|
|
|
|
AmdParamStruct.NewStructPtr = &AmdResetParams;
|
|
|
|
AmdParamStruct.StdHeader.AltImageBasePtr = 0;
|
|
|
|
AmdParamStruct.StdHeader.CalloutPtr = NULL;
|
|
|
|
AmdParamStruct.StdHeader.Func = 0;
|
|
|
|
AmdParamStruct.StdHeader.ImageBasePtr = 0;
|
|
|
|
AmdCreateStruct (&AmdParamStruct);
|
|
|
|
AmdResetParams.HtConfig.Depth = 0;
|
|
|
|
|
|
|
|
status = AmdInitReset ((AMD_RESET_PARAMS *)AmdParamStruct.NewStructPtr);
|
|
|
|
if (status != AGESA_SUCCESS) agesawrapper_amdreadeventlog();
|
|
|
|
AmdReleaseStruct (&AmdParamStruct);
|
|
|
|
return (UINT32)status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
UINT32
|
|
|
|
agesawrapper_amdinitearly (
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS status;
|
|
|
|
AMD_INTERFACE_PARAMS AmdParamStruct;
|
|
|
|
AMD_EARLY_PARAMS *AmdEarlyParamsPtr;
|
|
|
|
|
2014-04-30 15:13:08 +02:00
|
|
|
memset(&AmdParamStruct, 0, sizeof(AMD_INTERFACE_PARAMS));
|
2012-01-04 00:02:07 +01:00
|
|
|
|
|
|
|
AmdParamStruct.AgesaFunctionName = AMD_INIT_EARLY;
|
|
|
|
AmdParamStruct.AllocationMethod = PreMemHeap;
|
|
|
|
AmdParamStruct.StdHeader.AltImageBasePtr = 0;
|
|
|
|
AmdParamStruct.StdHeader.CalloutPtr = (CALLOUT_ENTRY) &GetBiosCallout;
|
|
|
|
AmdParamStruct.StdHeader.Func = 0;
|
|
|
|
AmdParamStruct.StdHeader.ImageBasePtr = 0;
|
|
|
|
AmdCreateStruct (&AmdParamStruct);
|
|
|
|
|
|
|
|
AmdEarlyParamsPtr = (AMD_EARLY_PARAMS *)AmdParamStruct.NewStructPtr;
|
|
|
|
OemCustomizeInitEarly (AmdEarlyParamsPtr);
|
|
|
|
|
|
|
|
status = AmdInitEarly ((AMD_EARLY_PARAMS *)AmdParamStruct.NewStructPtr);
|
|
|
|
if (status != AGESA_SUCCESS) agesawrapper_amdreadeventlog();
|
|
|
|
AmdReleaseStruct (&AmdParamStruct);
|
|
|
|
|
|
|
|
return (UINT32)status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
UINT32
|
|
|
|
agesawrapper_amdinitpost (
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS status;
|
|
|
|
AMD_INTERFACE_PARAMS AmdParamStruct;
|
|
|
|
|
2014-04-30 15:13:08 +02:00
|
|
|
memset(&AmdParamStruct, 0, sizeof(AMD_INTERFACE_PARAMS));
|
2012-01-04 00:02:07 +01:00
|
|
|
|
|
|
|
AmdParamStruct.AgesaFunctionName = AMD_INIT_POST;
|
|
|
|
AmdParamStruct.AllocationMethod = PreMemHeap;
|
|
|
|
AmdParamStruct.StdHeader.AltImageBasePtr = 0;
|
|
|
|
AmdParamStruct.StdHeader.CalloutPtr = (CALLOUT_ENTRY) &GetBiosCallout;
|
|
|
|
AmdParamStruct.StdHeader.Func = 0;
|
|
|
|
AmdParamStruct.StdHeader.ImageBasePtr = 0;
|
|
|
|
|
|
|
|
AmdCreateStruct (&AmdParamStruct);
|
|
|
|
status = AmdInitPost ((AMD_POST_PARAMS *)AmdParamStruct.NewStructPtr);
|
|
|
|
if (status != AGESA_SUCCESS) agesawrapper_amdreadeventlog();
|
|
|
|
AmdReleaseStruct (&AmdParamStruct);
|
|
|
|
|
|
|
|
/* Initialize heap space */
|
2014-05-02 13:13:37 +02:00
|
|
|
EmptyHeap();
|
2012-01-04 00:02:07 +01:00
|
|
|
|
|
|
|
return (UINT32)status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
UINT32
|
|
|
|
agesawrapper_amdinitenv (
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS status;
|
|
|
|
AMD_INTERFACE_PARAMS AmdParamStruct;
|
|
|
|
PCI_ADDR PciAddress;
|
|
|
|
UINT32 PciValue;
|
|
|
|
|
2014-04-30 15:13:08 +02:00
|
|
|
memset(&AmdParamStruct, 0, sizeof(AMD_INTERFACE_PARAMS));
|
2012-01-04 00:02:07 +01:00
|
|
|
|
|
|
|
AmdParamStruct.AgesaFunctionName = AMD_INIT_ENV;
|
|
|
|
AmdParamStruct.AllocationMethod = PostMemDram;
|
|
|
|
AmdParamStruct.StdHeader.AltImageBasePtr = 0;
|
|
|
|
AmdParamStruct.StdHeader.CalloutPtr = (CALLOUT_ENTRY) &GetBiosCallout;
|
|
|
|
AmdParamStruct.StdHeader.Func = 0;
|
|
|
|
AmdParamStruct.StdHeader.ImageBasePtr = 0;
|
|
|
|
AmdCreateStruct (&AmdParamStruct);
|
|
|
|
status = AmdInitEnv ((AMD_ENV_PARAMS *)AmdParamStruct.NewStructPtr);
|
|
|
|
if (status != AGESA_SUCCESS) agesawrapper_amdreadeventlog();
|
|
|
|
/* Initialize Subordinate Bus Number and Secondary Bus Number
|
|
|
|
* In platform BIOS this address is allocated by PCI enumeration code
|
|
|
|
Modify D1F0x18
|
|
|
|
*/
|
|
|
|
PciAddress.Address.Bus = 0;
|
|
|
|
PciAddress.Address.Device = 1;
|
|
|
|
PciAddress.Address.Function = 0;
|
|
|
|
PciAddress.Address.Register = 0x18;
|
|
|
|
/* Write to D1F0x18 */
|
|
|
|
LibAmdPciRead (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
PciValue |= 0x00010100;
|
|
|
|
LibAmdPciWrite (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
|
|
|
|
/* Initialize GMM Base Address for Legacy Bridge Mode
|
|
|
|
* Modify B1D5F0x18
|
|
|
|
*/
|
|
|
|
PciAddress.Address.Bus = 1;
|
|
|
|
PciAddress.Address.Device = 5;
|
|
|
|
PciAddress.Address.Function = 0;
|
|
|
|
PciAddress.Address.Register = 0x18;
|
|
|
|
|
|
|
|
LibAmdPciRead (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
PciValue |= 0x96000000;
|
|
|
|
LibAmdPciWrite (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
|
|
|
|
/* Initialize FB Base Address for Legacy Bridge Mode
|
|
|
|
* Modify B1D5F0x10
|
|
|
|
*/
|
|
|
|
PciAddress.Address.Register = 0x10;
|
|
|
|
LibAmdPciRead (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
PciValue |= 0x80000000;
|
|
|
|
LibAmdPciWrite (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
|
|
|
|
/* Initialize GMM Base Address for Pcie Mode
|
|
|
|
* Modify B0D1F0x18
|
|
|
|
*/
|
|
|
|
PciAddress.Address.Bus = 0;
|
|
|
|
PciAddress.Address.Device = 1;
|
|
|
|
PciAddress.Address.Function = 0;
|
|
|
|
PciAddress.Address.Register = 0x18;
|
|
|
|
|
|
|
|
LibAmdPciRead (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
PciValue |= 0x96000000;
|
|
|
|
LibAmdPciWrite (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
|
|
|
|
/* Initialize FB Base Address for Pcie Mode
|
|
|
|
* Modify B0D1F0x10
|
|
|
|
*/
|
|
|
|
PciAddress.Address.Register = 0x10;
|
|
|
|
LibAmdPciRead (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
PciValue |= 0x80000000;
|
|
|
|
LibAmdPciWrite (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
|
|
|
|
/* Initialize MMIO Base and Limit Address
|
|
|
|
* Modify B0D1F0x20
|
|
|
|
*/
|
|
|
|
PciAddress.Address.Bus = 0;
|
|
|
|
PciAddress.Address.Device = 1;
|
|
|
|
PciAddress.Address.Function = 0;
|
|
|
|
PciAddress.Address.Register = 0x20;
|
|
|
|
|
|
|
|
LibAmdPciRead (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
PciValue |= 0x96009600;
|
|
|
|
LibAmdPciWrite (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
|
|
|
|
/* Initialize MMIO Prefetchable Memory Limit and Base
|
|
|
|
* Modify B0D1F0x24
|
|
|
|
*/
|
|
|
|
PciAddress.Address.Register = 0x24;
|
|
|
|
LibAmdPciRead (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
PciValue |= 0x8FF18001;
|
|
|
|
LibAmdPciWrite (AccessWidth32, PciAddress, &PciValue, &AmdParamStruct.StdHeader);
|
|
|
|
AmdReleaseStruct (&AmdParamStruct);
|
|
|
|
|
|
|
|
return (UINT32)status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
VOID *
|
|
|
|
agesawrapper_getlateinitptr (
|
2012-01-04 00:02:07 +01:00
|
|
|
int pick
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
switch (pick) {
|
|
|
|
case PICK_DMI:
|
|
|
|
return DmiTable;
|
|
|
|
case PICK_PSTATE:
|
|
|
|
return AcpiPstate;
|
|
|
|
case PICK_SRAT:
|
|
|
|
return AcpiSrat;
|
|
|
|
case PICK_SLIT:
|
|
|
|
return AcpiSlit;
|
|
|
|
case PICK_WHEA_MCE:
|
|
|
|
return AcpiWheaMce;
|
|
|
|
case PICK_WHEA_CMC:
|
|
|
|
return AcpiWheaCmc;
|
|
|
|
case PICK_ALIB:
|
|
|
|
return AcpiAlib;
|
|
|
|
default:
|
|
|
|
return NULL;
|
|
|
|
}
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
UINT32
|
|
|
|
agesawrapper_amdinitmid (
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS status;
|
|
|
|
AMD_INTERFACE_PARAMS AmdParamStruct;
|
2011-11-15 14:27:07 +01:00
|
|
|
|
2012-01-04 00:02:07 +01:00
|
|
|
/* Enable MMIO on AMD CPU Address Map Controller */
|
|
|
|
agesawrapper_amdinitcpuio ();
|
2011-11-15 14:27:07 +01:00
|
|
|
|
2014-04-30 15:13:08 +02:00
|
|
|
memset(&AmdParamStruct, 0, sizeof(AMD_INTERFACE_PARAMS));
|
2011-11-15 14:27:07 +01:00
|
|
|
|
2012-01-04 00:02:07 +01:00
|
|
|
AmdParamStruct.AgesaFunctionName = AMD_INIT_MID;
|
|
|
|
AmdParamStruct.AllocationMethod = PostMemDram;
|
|
|
|
AmdParamStruct.StdHeader.AltImageBasePtr = 0;
|
|
|
|
AmdParamStruct.StdHeader.CalloutPtr = (CALLOUT_ENTRY) &GetBiosCallout;
|
|
|
|
AmdParamStruct.StdHeader.Func = 0;
|
|
|
|
AmdParamStruct.StdHeader.ImageBasePtr = 0;
|
2011-11-15 14:27:07 +01:00
|
|
|
|
2012-01-04 00:02:07 +01:00
|
|
|
AmdCreateStruct (&AmdParamStruct);
|
2011-11-15 14:27:07 +01:00
|
|
|
|
2012-01-04 00:02:07 +01:00
|
|
|
status = AmdInitMid ((AMD_MID_PARAMS *)AmdParamStruct.NewStructPtr);
|
|
|
|
if (status != AGESA_SUCCESS) agesawrapper_amdreadeventlog();
|
|
|
|
AmdReleaseStruct (&AmdParamStruct);
|
2011-11-15 14:27:07 +01:00
|
|
|
|
2012-01-04 00:02:07 +01:00
|
|
|
return (UINT32)status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
UINT32
|
|
|
|
agesawrapper_amdinitlate (
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS Status;
|
2011-12-13 06:04:25 +01:00
|
|
|
AMD_INTERFACE_PARAMS AmdParamStruct;
|
|
|
|
AMD_LATE_PARAMS * AmdLateParamsPtr;
|
2012-01-04 00:02:07 +01:00
|
|
|
|
2014-04-30 15:13:08 +02:00
|
|
|
memset(&AmdParamStruct, 0, sizeof(AMD_INTERFACE_PARAMS));
|
2012-01-04 00:02:07 +01:00
|
|
|
|
2011-12-13 06:04:25 +01:00
|
|
|
AmdParamStruct.AgesaFunctionName = AMD_INIT_LATE;
|
|
|
|
AmdParamStruct.AllocationMethod = PostMemDram;
|
|
|
|
AmdParamStruct.StdHeader.AltImageBasePtr = 0;
|
|
|
|
AmdParamStruct.StdHeader.CalloutPtr = (CALLOUT_ENTRY) &GetBiosCallout;
|
|
|
|
AmdParamStruct.StdHeader.Func = 0;
|
|
|
|
AmdParamStruct.StdHeader.ImageBasePtr = 0;
|
|
|
|
|
|
|
|
AmdCreateStruct (&AmdParamStruct);
|
|
|
|
AmdLateParamsPtr = (AMD_LATE_PARAMS *) AmdParamStruct.NewStructPtr;
|
2012-01-04 00:02:07 +01:00
|
|
|
|
2011-12-13 06:04:25 +01:00
|
|
|
printk (BIOS_DEBUG, "agesawrapper_amdinitlate: AmdLateParamsPtr = %X\n", (u32)AmdLateParamsPtr);
|
|
|
|
|
|
|
|
Status = AmdInitLate (AmdLateParamsPtr);
|
2012-01-04 00:02:07 +01:00
|
|
|
if (Status != AGESA_SUCCESS) {
|
|
|
|
agesawrapper_amdreadeventlog();
|
|
|
|
ASSERT(Status == AGESA_SUCCESS);
|
|
|
|
}
|
|
|
|
|
2011-12-13 06:04:25 +01:00
|
|
|
DmiTable = AmdLateParamsPtr->DmiTable;
|
|
|
|
AcpiPstate = AmdLateParamsPtr->AcpiPState;
|
|
|
|
AcpiSrat = AmdLateParamsPtr->AcpiSrat;
|
|
|
|
AcpiSlit = AmdLateParamsPtr->AcpiSlit;
|
|
|
|
|
|
|
|
AcpiWheaMce = AmdLateParamsPtr->AcpiWheaMce;
|
|
|
|
AcpiWheaCmc = AmdLateParamsPtr->AcpiWheaCmc;
|
|
|
|
AcpiAlib = AmdLateParamsPtr->AcpiAlib;
|
2012-01-04 00:02:07 +01:00
|
|
|
|
2011-12-13 06:04:25 +01:00
|
|
|
/* Don't release the structure until coreboot has copied the ACPI tables.
|
|
|
|
* AmdReleaseStruct (&AmdLateParams);
|
|
|
|
*/
|
2012-01-04 00:02:07 +01:00
|
|
|
|
|
|
|
return (UINT32)Status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
2012-01-04 00:02:07 +01:00
|
|
|
UINT32
|
2011-11-15 14:27:07 +01:00
|
|
|
agesawrapper_amdlaterunaptask (
|
2012-01-04 00:02:07 +01:00
|
|
|
UINT32 Func,
|
|
|
|
UINT32 Data,
|
|
|
|
VOID *ConfigPtr
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS Status;
|
|
|
|
AP_EXE_PARAMS ApExeParams;
|
|
|
|
|
2014-04-30 15:13:08 +02:00
|
|
|
memset(&ApExeParams, 0, sizeof(AP_EXE_PARAMS));
|
2012-01-04 00:02:07 +01:00
|
|
|
|
|
|
|
ApExeParams.StdHeader.AltImageBasePtr = 0;
|
|
|
|
ApExeParams.StdHeader.CalloutPtr = (CALLOUT_ENTRY) &GetBiosCallout;
|
|
|
|
ApExeParams.StdHeader.Func = 0;
|
|
|
|
ApExeParams.StdHeader.ImageBasePtr = 0;
|
|
|
|
ApExeParams.FunctionNumber = Func;
|
|
|
|
ApExeParams.RelatedDataBlock = ConfigPtr;
|
|
|
|
|
|
|
|
Status = AmdLateRunApTask (&ApExeParams);
|
|
|
|
if (Status != AGESA_SUCCESS) {
|
|
|
|
agesawrapper_amdreadeventlog();
|
|
|
|
ASSERT(Status == AGESA_SUCCESS);
|
|
|
|
}
|
|
|
|
|
|
|
|
return (UINT32)Status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
UINT32
|
|
|
|
agesawrapper_amdreadeventlog (
|
2012-01-04 00:02:07 +01:00
|
|
|
VOID
|
|
|
|
)
|
2011-11-15 14:27:07 +01:00
|
|
|
{
|
2012-01-04 00:02:07 +01:00
|
|
|
AGESA_STATUS Status;
|
|
|
|
EVENT_PARAMS AmdEventParams;
|
|
|
|
|
2014-04-30 15:13:08 +02:00
|
|
|
memset(&AmdEventParams, 0, sizeof(EVENT_PARAMS));
|
2012-01-04 00:02:07 +01:00
|
|
|
|
|
|
|
AmdEventParams.StdHeader.AltImageBasePtr = 0;
|
|
|
|
AmdEventParams.StdHeader.CalloutPtr = NULL;
|
|
|
|
AmdEventParams.StdHeader.Func = 0;
|
|
|
|
AmdEventParams.StdHeader.ImageBasePtr = 0;
|
|
|
|
Status = AmdReadEventLog (&AmdEventParams);
|
|
|
|
while (AmdEventParams.EventClass != 0) {
|
|
|
|
printk(BIOS_DEBUG,"\nEventLog: EventClass = %lx, EventInfo = %lx.\n",AmdEventParams.EventClass,AmdEventParams.EventInfo);
|
|
|
|
printk(BIOS_DEBUG," Param1 = %lx, Param2 = %lx.\n",AmdEventParams.DataParam1,AmdEventParams.DataParam2);
|
|
|
|
printk(BIOS_DEBUG," Param3 = %lx, Param4 = %lx.\n",AmdEventParams.DataParam3,AmdEventParams.DataParam4);
|
|
|
|
Status = AmdReadEventLog (&AmdEventParams);
|
|
|
|
}
|
|
|
|
|
|
|
|
return (UINT32)Status;
|
2011-11-15 14:27:07 +01:00
|
|
|
}
|