usbdebug: Change reference to EHCI BAR
Change the defines, as follow-up patch will replace use of constant CONFIG_EHCI_BAR. Change-Id: I44ff77cb7a2826f3b43d8d46440fd4482a29d18c Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/3875 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@google.com>
This commit is contained in:
parent
c73acdb69e
commit
021fa78bca
|
@ -30,19 +30,20 @@
|
|||
#define HUDSON_DEVN_BASE 0
|
||||
#endif
|
||||
|
||||
#define EHCI_EOR (CONFIG_EHCI_BAR + 0x20)
|
||||
#define DEBUGPORT_MISC_CONTROL (EHCI_EOR + 0x80)
|
||||
#define EHCI_EOR 0x20
|
||||
#define DEBUGPORT_MISC_CONTROL 0x80
|
||||
|
||||
void set_debug_port(unsigned int port)
|
||||
{
|
||||
u32 base_regs = CONFIG_EHCI_BAR + EHCI_EOR;
|
||||
u32 reg32;
|
||||
|
||||
/* Write the port number to DEBUGPORT_MISC_CONTROL[31:28]. */
|
||||
reg32 = read32(DEBUGPORT_MISC_CONTROL);
|
||||
reg32 = read32(base_regs + DEBUGPORT_MISC_CONTROL);
|
||||
reg32 &= ~(0xf << 28);
|
||||
reg32 |= (port << 28);
|
||||
reg32 |= (1 << 27); /* Enable Debug Port port number remapping. */
|
||||
write32(DEBUGPORT_MISC_CONTROL, reg32);
|
||||
write32(base_regs + DEBUGPORT_MISC_CONTROL, reg32);
|
||||
}
|
||||
|
||||
|
||||
|
|
|
@ -27,19 +27,20 @@
|
|||
#include <device/pci_def.h>
|
||||
#include "sb700.h"
|
||||
|
||||
#define EHCI_EOR (CONFIG_EHCI_BAR + 0x20)
|
||||
#define DEBUGPORT_MISC_CONTROL (EHCI_EOR + 0x80)
|
||||
#define EHCI_EOR 0x20
|
||||
#define DEBUGPORT_MISC_CONTROL 0x80
|
||||
|
||||
void set_debug_port(unsigned int port)
|
||||
{
|
||||
u32 base_regs = CONFIG_EHCI_BAR + EHCI_EOR;
|
||||
u32 reg32;
|
||||
|
||||
/* Write the port number to DEBUGPORT_MISC_CONTROL[31:28]. */
|
||||
reg32 = read32(DEBUGPORT_MISC_CONTROL);
|
||||
reg32 = read32(base_regs + DEBUGPORT_MISC_CONTROL);
|
||||
reg32 &= ~(0xf << 28);
|
||||
reg32 |= (port << 28);
|
||||
reg32 |= (1 << 27); /* Enable Debug Port port number remapping. */
|
||||
write32(DEBUGPORT_MISC_CONTROL, reg32);
|
||||
write32(base_regs + DEBUGPORT_MISC_CONTROL, reg32);
|
||||
}
|
||||
|
||||
/*
|
||||
|
|
|
@ -30,19 +30,20 @@
|
|||
#define SB800_DEVN_BASE 0
|
||||
#endif
|
||||
|
||||
#define EHCI_EOR (CONFIG_EHCI_BAR + 0x20)
|
||||
#define DEBUGPORT_MISC_CONTROL (EHCI_EOR + 0x80)
|
||||
#define EHCI_EOR 0x20
|
||||
#define DEBUGPORT_MISC_CONTROL 0x80
|
||||
|
||||
void set_debug_port(unsigned int port)
|
||||
{
|
||||
u32 base_regs = CONFIG_EHCI_BAR + EHCI_EOR;
|
||||
u32 reg32;
|
||||
|
||||
/* Write the port number to DEBUGPORT_MISC_CONTROL[31:28]. */
|
||||
reg32 = read32(DEBUGPORT_MISC_CONTROL);
|
||||
reg32 = read32(base_regs + DEBUGPORT_MISC_CONTROL);
|
||||
reg32 &= ~(0xf << 28);
|
||||
reg32 |= (port << 28);
|
||||
reg32 |= (1 << 27); /* Enable Debug Port port number remapping. */
|
||||
write32(DEBUGPORT_MISC_CONTROL, reg32);
|
||||
write32(base_regs + DEBUGPORT_MISC_CONTROL, reg32);
|
||||
}
|
||||
|
||||
|
||||
|
|
Loading…
Reference in New Issue