GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

MAINTAINERS: Add INTEL FSP DENVERTON-NS SOC & HARCUVAR CRB 

Add Intel FSP Atom C3000 SoC ("Denverton" and "Denverton-NS")
and Harcuvar CRB to the list.

Change-Id: I1c4bfd0900e8d425b95b5ef6c541b1e988846667
Signed-off-by: Mariusz Szafranski <mariuszx.szafranski@intel.com>
Reviewed-on: https://review.coreboot.org/21515
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: FEI WANG <wangfei.jimei@gmail.com>
This commit is contained in:
Mariusz Szafranski 2017-09-12 14:15:35 +02:00 committed by Martin Roth
parent e69a9c7581
commit 025d819ee1
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
MAINTAINERS
View File

@ -207,6 +207,15 @@ F: src/vendorcode/intel/fsp1_0/ivybridge_i89xx
F: src/mainboard/intel/cougar_canyon2/ F: src/mainboard/intel/cougar_canyon2/
F: src/mainboard/intel/stargo2/ F: src/mainboard/intel/stargo2/
INTEL FSP DENVERTON-NS SOC & HARCUVAR CRB
M: SweeHeng Wong <swee.heng.wong@intel.com>
M: Vanessa Eusebio <vanessa.f.eusebio@intel.com>
M: Fei Wang <fei.z.wang@intel.com>
S: Supported
F: src/mainboard/intel/harcuvar/
F: src/soc/intel/denverton_ns/
F: src/vendorcode/intel/fsp/fsp2_0/denverton_ns/
FSP 1.0 RANGELEY & CRB FSP 1.0 RANGELEY & CRB
M: David Guckian <david.guckian@intel.com> M: David Guckian <david.guckian@intel.com>
M: Fei Wang <fei.z.wang@intel.com> M: Fei Wang <fei.z.wang@intel.com>