GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel/block/cse: Add Cannon Lake SoC PCI device ID 

Change-Id: Ida822d704b04cc4d1dfffb58003fc308bcb502d0
Signed-off-by: Andrey Petrov <andrey.petrov@intel.com>
Reviewed-on: https://review.coreboot.org/20064
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
This commit is contained in:
Andrey Petrov 2017-06-05 13:25:29 -07:00 committed by Martin Roth
parent 99f50c7465
commit 0405de9784
2 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/soc/intel/common/block/cse/Makefile.inc
View File

@ -1,2 +1,3 @@
bootblock-$(CONFIG_SOC_INTEL_COMMON_BLOCK_CSE) += cse.c
romstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_CSE) += cse.c romstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_CSE) += cse.c
ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_CSE) += cse.c ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_CSE) += cse.c

3
src/soc/intel/common/block/cse/cse.c
View File

@ -468,6 +468,7 @@ static struct device_operations cse_ops = {
static const unsigned short pci_device_ids[] = { static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_APL_CSE0, PCI_DEVICE_ID_INTEL_APL_CSE0,
PCI_DEVICE_ID_INTEL_GLK_CSE0, PCI_DEVICE_ID_INTEL_GLK_CSE0,
PCI_DEVICE_ID_INTEL_CNL_CSE0,
0, 0,
}; };
@ -475,7 +476,7 @@ static const struct pci_driver cse_driver __pci_driver = {
.ops = &cse_ops, .ops = &cse_ops,
.vendor = PCI_VENDOR_ID_INTEL, .vendor = PCI_VENDOR_ID_INTEL,
/* SoC/chipset needs to provide PCI device ID */ /* SoC/chipset needs to provide PCI device ID */
.devices = pci_device_ids, .devices = pci_device_ids
}; };
#endif #endif