soc/intel/*/Kconfig: Fix typo in comment
clcok ---> clock Change-Id: Ie41524f6500479162984fa9050d942f4e295f00a Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/65441 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
parent
035e31920a
commit
054ff5e923
|
@ -321,7 +321,7 @@ config VBT_DATA_SIZE_KB
|
||||||
default 9
|
default 9
|
||||||
|
|
||||||
# Clock divider parameters for 115200 baud rate
|
# Clock divider parameters for 115200 baud rate
|
||||||
# Baudrate = (UART source clcok * M) /(N *16)
|
# Baudrate = (UART source clock * M) /(N *16)
|
||||||
# ADL UART source clock: 120MHz
|
# ADL UART source clock: 120MHz
|
||||||
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
||||||
hex
|
hex
|
||||||
|
|
|
@ -167,7 +167,7 @@ config CONSOLE_UART_BASE_ADDRESS
|
||||||
depends on INTEL_LPSS_UART_FOR_CONSOLE
|
depends on INTEL_LPSS_UART_FOR_CONSOLE
|
||||||
|
|
||||||
# Clock divider parameters for 115200 baud rate
|
# Clock divider parameters for 115200 baud rate
|
||||||
# Baudrate = (UART source clcok * M) /(N *16)
|
# Baudrate = (UART source clock * M) /(N *16)
|
||||||
# JSL UART source clock: 100MHz
|
# JSL UART source clock: 100MHz
|
||||||
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
||||||
hex
|
hex
|
||||||
|
|
|
@ -111,7 +111,7 @@ config CONSOLE_UART_BASE_ADDRESS
|
||||||
depends on INTEL_LPSS_UART_FOR_CONSOLE
|
depends on INTEL_LPSS_UART_FOR_CONSOLE
|
||||||
|
|
||||||
# Clock divider parameters for 115200 baud rate
|
# Clock divider parameters for 115200 baud rate
|
||||||
# Baudrate = (UART source clcok * M) /(N *16)
|
# Baudrate = (UART source clock * M) /(N *16)
|
||||||
# MTL UART source clock: 120MHz
|
# MTL UART source clock: 120MHz
|
||||||
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
||||||
hex
|
hex
|
||||||
|
|
|
@ -215,7 +215,7 @@ config CONSOLE_UART_BASE_ADDRESS
|
||||||
depends on INTEL_LPSS_UART_FOR_CONSOLE
|
depends on INTEL_LPSS_UART_FOR_CONSOLE
|
||||||
|
|
||||||
# Clock divider parameters for 115200 baud rate
|
# Clock divider parameters for 115200 baud rate
|
||||||
# Baudrate = (UART source clcok * M) /(N *16)
|
# Baudrate = (UART source clock * M) /(N *16)
|
||||||
# TGL UART source clock: 120MHz
|
# TGL UART source clock: 120MHz
|
||||||
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL
|
||||||
hex
|
hex
|
||||||
|
|
Loading…
Reference in New Issue