GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/skylake: Drop unreferenced devicetree settings 

No mainboard uses these settings, nor does SoC code. Drop them.

Change-Id: I76aa2327d440394a9176c023bc95fb34e713741e
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48571
Reviewed-by: Benjamin Doron <benjamin.doron00@gmail.com>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Angel Pons 2020-12-11 16:48:59 +01:00
parent d8a4dd0b32
commit 056c3a9ff2
1 changed files with 1 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
src/soc/intel/skylake/chip.h
View File

@ -93,17 +93,6 @@ struct soc_intel_skylake_config {
/* Whether to ignore VT-d support of the SKU */ /* Whether to ignore VT-d support of the SKU */
int ignore_vtd; int ignore_vtd;
/*
* The following fields come from FspUpdVpd.h.
* These are configuration values that are passed to FSP during
* MemoryInit.
*/
u64 PlatformMemorySize;
u8 SmramMask;
u8 MrcFastBoot;
u32 TsegSize;
u16 MmioSize;
/* /*
* DDR Frequency Limit * DDR Frequency Limit
* 0(Auto), 1067, 1333, 1600, 1867, 2133, 2400 * 0(Auto), 1067, 1333, 1600, 1867, 2133, 2400
@ -311,11 +300,7 @@ struct soc_intel_skylake_config {
u8 ScsEmmcHs400TxDataDll; u8 ScsEmmcHs400TxDataDll;
u8 PttSwitch; u8 PttSwitch;
u8 HeciTimeouts;
u8 HsioMessaging;
/* Gfx related */
u8 IgdDvmt50PreAlloc;
enum { enum {
Display_iGFX, Display_iGFX,
Display_PEG, Display_PEG,
@ -323,7 +308,6 @@ struct soc_intel_skylake_config {
Display_Auto, Display_Auto,
Display_Switchable, Display_Switchable,
} PrimaryDisplay; } PrimaryDisplay;
u8 ApertureSize;
u8 SkipExtGfxScan; u8 SkipExtGfxScan;
u8 ScanExtGfxForLegacyOpRom; u8 ScanExtGfxForLegacyOpRom;
@ -334,8 +318,7 @@ struct soc_intel_skylake_config {
*/ */
u32 LogoPtr; u32 LogoPtr;
u32 LogoSize; u32 LogoSize;
u32 GraphicsConfigPtr;
u8 RtcLock;
/* GPIO IRQ Route The valid values is 14 or 15*/ /* GPIO IRQ Route The valid values is 14 or 15*/
u8 GpioIrqSelect; u8 GpioIrqSelect;
/* SCI IRQ Select The valid values is 9, 10, 11 and 20 21, 22, 23*/ /* SCI IRQ Select The valid values is 9, 10, 11 and 20 21, 22, 23*/
@ -506,9 +489,6 @@ struct soc_intel_skylake_config {
* 0b - Enabled * 0b - Enabled
* 1b - Disabled * 1b - Disabled
*/ */
/* FSP 1.1 */
u8 FastPkgCRampDisable;
/* FSP 2.0 */
u8 FastPkgCRampDisableIa; u8 FastPkgCRampDisableIa;
u8 FastPkgCRampDisableGt; u8 FastPkgCRampDisableGt;
u8 FastPkgCRampDisableSa; u8 FastPkgCRampDisableSa;