GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

siemens/mc_apl1: Activate ECC for DRAM 

This mainboard is equipped with DDR3L modules which support ECC. The
BWG says that for activating ECC the FSP-M parameter MemoryDown must be
set to 5.

Change-Id: Idc68df1e2bae2396c9b9788d4a026a75b7d9119b
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/20634
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
This commit is contained in:
Mario Scheithauer 2017-07-18 15:19:18 +02:00 committed by Werner Zeh
parent d27a565211
commit 05a2b1aacd
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/siemens/mc_apl1/romstage.c
View File

@ -57,7 +57,7 @@ void mainboard_memory_init_params(FSPM_UPD *memupd)
/* DRAM Config settings */ /* DRAM Config settings */
memupd->FspmConfig.Package = 0x1; memupd->FspmConfig.Package = 0x1;
memupd->FspmConfig.Profile = 0x19; memupd->FspmConfig.Profile = 0x19;
memupd->FspmConfig.MemoryDown = 0x1; memupd->FspmConfig.MemoryDown = 0x5;
memupd->FspmConfig.DDR3LPageSize = 0x2; memupd->FspmConfig.DDR3LPageSize = 0x2;
memupd->FspmConfig.DDR3LASR = 0x0; memupd->FspmConfig.DDR3LASR = 0x0;
memupd->FspmConfig.ScramblerSupport = 0x0; memupd->FspmConfig.ScramblerSupport = 0x0;