AGESA: Drop DIMM_SUPPORT, _DDR3 and _REGISTERED
Not referenced anywhere. Change-Id: I57180ccfab93e45df9982d08bad71834a04eb9f9 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/10280 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
parent
77ff0b1a01
commit
05b65ab23a
|
@ -32,11 +32,6 @@ config CPU_SOCKET_TYPE
|
||||||
hex
|
hex
|
||||||
default 0x10
|
default 0x10
|
||||||
|
|
||||||
# DDR2 and REG
|
|
||||||
config DIMM_SUPPORT
|
|
||||||
hex
|
|
||||||
default 0x0104
|
|
||||||
|
|
||||||
config EXT_RT_TBL_SUPPORT
|
config EXT_RT_TBL_SUPPORT
|
||||||
bool
|
bool
|
||||||
default n
|
default n
|
||||||
|
|
|
@ -32,11 +32,6 @@ config CPU_SOCKET_TYPE
|
||||||
hex
|
hex
|
||||||
default 0x10
|
default 0x10
|
||||||
|
|
||||||
# DDR2 and REG
|
|
||||||
config DIMM_SUPPORT
|
|
||||||
hex
|
|
||||||
default 0x0104
|
|
||||||
|
|
||||||
config EXT_RT_TBL_SUPPORT
|
config EXT_RT_TBL_SUPPORT
|
||||||
bool
|
bool
|
||||||
default n
|
default n
|
||||||
|
|
|
@ -33,11 +33,6 @@ config CPU_SOCKET_TYPE
|
||||||
hex
|
hex
|
||||||
default 0x10
|
default 0x10
|
||||||
|
|
||||||
# DDR2 and REG
|
|
||||||
config DIMM_SUPPORT
|
|
||||||
hex
|
|
||||||
default 0x0104
|
|
||||||
|
|
||||||
config EXT_RT_TBL_SUPPORT
|
config EXT_RT_TBL_SUPPORT
|
||||||
bool
|
bool
|
||||||
default n
|
default n
|
||||||
|
|
|
@ -32,11 +32,6 @@ config CPU_SOCKET_TYPE
|
||||||
hex
|
hex
|
||||||
default 0x10
|
default 0x10
|
||||||
|
|
||||||
# DDR2 and REG
|
|
||||||
config DIMM_SUPPORT
|
|
||||||
hex
|
|
||||||
default 0x0104
|
|
||||||
|
|
||||||
config EXT_RT_TBL_SUPPORT
|
config EXT_RT_TBL_SUPPORT
|
||||||
bool
|
bool
|
||||||
default n
|
default n
|
||||||
|
|
|
@ -32,11 +32,6 @@ config CPU_SOCKET_TYPE
|
||||||
hex
|
hex
|
||||||
default 0x10
|
default 0x10
|
||||||
|
|
||||||
# DDR2 and REG
|
|
||||||
config DIMM_SUPPORT
|
|
||||||
hex
|
|
||||||
default 0x0104
|
|
||||||
|
|
||||||
config EXT_RT_TBL_SUPPORT
|
config EXT_RT_TBL_SUPPORT
|
||||||
bool
|
bool
|
||||||
default n
|
default n
|
||||||
|
|
|
@ -32,11 +32,6 @@ config CPU_SOCKET_TYPE
|
||||||
hex
|
hex
|
||||||
default 0x10
|
default 0x10
|
||||||
|
|
||||||
# DDR2 and REG
|
|
||||||
config DIMM_SUPPORT
|
|
||||||
hex
|
|
||||||
default 0x0104
|
|
||||||
|
|
||||||
config EXT_RT_TBL_SUPPORT
|
config EXT_RT_TBL_SUPPORT
|
||||||
bool
|
bool
|
||||||
default n
|
default n
|
||||||
|
|
|
@ -32,11 +32,6 @@ config CPU_SOCKET_TYPE
|
||||||
hex
|
hex
|
||||||
default 0x10
|
default 0x10
|
||||||
|
|
||||||
# DDR2 and REG
|
|
||||||
config DIMM_SUPPORT
|
|
||||||
hex
|
|
||||||
default 0x0104
|
|
||||||
|
|
||||||
config EXT_RT_TBL_SUPPORT
|
config EXT_RT_TBL_SUPPORT
|
||||||
bool
|
bool
|
||||||
default n
|
default n
|
||||||
|
|
|
@ -21,8 +21,6 @@ if BOARD_AMD_TORPEDO
|
||||||
|
|
||||||
config BOARD_SPECIFIC_OPTIONS # dummy
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
||||||
def_bool y
|
def_bool y
|
||||||
select DIMM_DDR3
|
|
||||||
select DIMM_UNREGISTERED
|
|
||||||
select CPU_AMD_AGESA_FAMILY12
|
select CPU_AMD_AGESA_FAMILY12
|
||||||
select NORTHBRIDGE_AMD_AGESA_FAMILY12
|
select NORTHBRIDGE_AMD_AGESA_FAMILY12
|
||||||
select SOUTHBRIDGE_AMD_CIMX_SB900
|
select SOUTHBRIDGE_AMD_CIMX_SB900
|
||||||
|
|
|
@ -42,26 +42,4 @@ config MMCONF_BUS_NUMBER
|
||||||
int
|
int
|
||||||
default 256
|
default 256
|
||||||
|
|
||||||
config DIMM_DDR3
|
|
||||||
bool
|
|
||||||
default n
|
|
||||||
|
|
||||||
config DIMM_REGISTERED
|
|
||||||
bool
|
|
||||||
default n
|
|
||||||
|
|
||||||
if !DIMM_REGISTERED
|
|
||||||
config DIMM_SUPPORT
|
|
||||||
hex
|
|
||||||
default 0x0004
|
|
||||||
endif
|
|
||||||
|
|
||||||
if DIMM_DDR3
|
|
||||||
if DIMM_REGISTERED
|
|
||||||
config DIMM_SUPPORT
|
|
||||||
hex
|
|
||||||
default 0x0005
|
|
||||||
endif
|
|
||||||
endif
|
|
||||||
|
|
||||||
endif # NORTHBRIDGE_AMD_AGESA_FAMILY_12
|
endif # NORTHBRIDGE_AMD_AGESA_FAMILY_12
|
||||||
|
|
Loading…
Reference in New Issue