nb/intel/haswell/acpi: Fix host bridge registers

The host bridge register definitions haven't changed from Sandy Bridge
to Haswell, according to the datasheets. However, coreboot's ACPI code
is not the same. Looks like Haswell values are wrong, so correct them.

Change-Id: Ib099575b5cc5e7d468db51f382a15b8aac3eedea
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43151
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Angel Pons 2020-07-06 22:10:37 +02:00 committed by Patrick Georgi
parent 32b13131c1
commit 05f996d433
1 changed files with 5 additions and 6 deletions

View File

@ -1,6 +1,5 @@
/* SPDX-License-Identifier: GPL-2.0-only */ /* SPDX-License-Identifier: GPL-2.0-only */
Name(_HID,EISAID("PNP0A08")) // PCIe Name(_HID,EISAID("PNP0A08")) // PCIe
Name(_CID,EISAID("PNP0A03")) // PCI Name(_CID,EISAID("PNP0A03")) // PCI
@ -16,24 +15,24 @@ Device (MCHC)
Offset (0x40), // EPBAR Offset (0x40), // EPBAR
EPEN, 1, // Enable EPEN, 1, // Enable
, 11, // , 11, //
EPBR, 24, // EPBAR EPBR, 27, // EPBAR
Offset (0x48), // MCHBAR Offset (0x48), // MCHBAR
MHEN, 1, // Enable MHEN, 1, // Enable
, 13, // , 14, //
MHBR, 22, // MCHBAR MHBR, 24, // MCHBAR
Offset (0x54), Offset (0x54),
DVEN, 32, DVEN, 32,
Offset (0x60), // PCIe BAR Offset (0x60), // PCIe BAR
PXEN, 1, // Enable PXEN, 1, // Enable
PXSZ, 2, // BAR size PXSZ, 2, // BAR size
, 23, // , 23, //
PXBR, 10, // PCIe BAR PXBR, 13, // PCIe BAR
Offset (0x68), // DMIBAR Offset (0x68), // DMIBAR
DMEN, 1, // Enable DMEN, 1, // Enable
, 11, // , 11, //
DMBR, 24, // DMIBAR DMBR, 27, // DMIBAR
Offset (0x70), // ME Base Address Offset (0x70), // ME Base Address
MEBA, 64, MEBA, 64,