mb/google/brya: Add variant specific soc chip config update
This patch adds support for variant specific soc chip config update function. Change-Id: Ic3a3ae0b409433e6dfa102c5e7a6322d4f78f730 Signed-off-by: Sugnan Prabhu S <sugnan.prabhu.s@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56411 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
parent
430f0b4455
commit
061a93f93d
|
@ -4,8 +4,19 @@
|
|||
#include <baseboard/variants.h>
|
||||
#include <device/device.h>
|
||||
#include <ec/ec.h>
|
||||
#include <soc/ramstage.h>
|
||||
#include <vendorcode/google/chromeos/chromeos.h>
|
||||
|
||||
void mainboard_update_soc_chip_config(struct soc_intel_alderlake_config *config)
|
||||
{
|
||||
variant_update_soc_chip_config(config);
|
||||
}
|
||||
|
||||
__weak void variant_update_soc_chip_config(struct soc_intel_alderlake_config *config)
|
||||
{
|
||||
/* default implementation does nothing */
|
||||
}
|
||||
|
||||
static void mainboard_init(void *chip_info)
|
||||
{
|
||||
const struct pad_config *base_pads;
|
||||
|
|
|
@ -3,6 +3,7 @@
|
|||
#ifndef __BASEBOARD_VARIANTS_H__
|
||||
#define __BASEBOARD_VARIANTS_H__
|
||||
|
||||
#include <chip.h>
|
||||
#include <soc/gpio.h>
|
||||
#include <soc/meminit.h>
|
||||
#include <stdint.h>
|
||||
|
@ -19,5 +20,6 @@ const struct cros_gpio *variant_cros_gpios(size_t *num);
|
|||
const struct mb_cfg *variant_memory_params(void);
|
||||
int variant_memory_sku(void);
|
||||
bool variant_is_half_populated(void);
|
||||
void variant_update_soc_chip_config(struct soc_intel_alderlake_config *config);
|
||||
|
||||
#endif /*__BASEBOARD_VARIANTS_H__ */
|
||||
|
|
Loading…
Reference in New Issue