soc/amd/picasso,stoneyridge: drop unused BIOSRAM offset defines
The two Socs don't use this functionality and biosram.c in the common code is the only place where those defines are used, but it doesn't include soc/iomap.h and has its own definitions instead. Change-Id: I973df4ab39a94e89ea2ed6ffb639c5a85b8df456 Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48470 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
This commit is contained in:
parent
f56b784227
commit
0645347d0b
|
@ -85,9 +85,4 @@
|
|||
#define AB_DATA (AB_INDX+4)
|
||||
#define SYS_RESET 0xcf9
|
||||
|
||||
/* BiosRam Ranges at 0xfed80500 or I/O 0xcd4/0xcd5 */
|
||||
#define BIOSRAM_CBMEM_TOP 0xf0 /* 4 bytes */
|
||||
#define BIOSRAM_UMA_SIZE 0xf4 /* 4 bytes */
|
||||
#define BIOSRAM_UMA_BASE 0xf8 /* 8 bytes */
|
||||
|
||||
#endif /* AMD_PICASSO_IOMAP_H */
|
||||
|
|
|
@ -46,9 +46,4 @@
|
|||
#define AB_DATA (AB_INDX+4)
|
||||
#define SYS_RESET 0xcf9
|
||||
|
||||
/* BiosRam Ranges at 0xfed80500 or I/O 0xcd4/0xcd5 */
|
||||
#define BIOSRAM_CBMEM_TOP 0xf0 /* 4 bytes */
|
||||
#define BIOSRAM_UMA_SIZE 0xf4 /* 4 bytes */
|
||||
#define BIOSRAM_UMA_BASE 0xf8 /* 8 bytes */
|
||||
|
||||
#endif /* AMD_STONEYRIDGE_IOMAP_H */
|
||||
|
|
Loading…
Reference in New Issue