GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/rex/var/karis: Remove SAR sensor 

According to the schematic, karis does not have a SAR sensor. Update
GPIO settings.

BUG=b:294155897
TEST=emerge-rex coreboot

Change-Id: Ib3b66b9594f2d0fddbbfc56e99f06b6587487f2a
Signed-off-by: Tyler Wang <tyler.wang@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/77512
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Tyler Wang 2023-08-28 19:11:23 +08:00 committed by Subrata Banik
parent 92b6c3cc1f
commit 065e2e4a46
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/mainboard/google/rex/variants/karis/gpio.c
View File

@ -187,8 +187,8 @@ static const struct pad_config gpio_table[] = {
/* GPP_D23 : net NC is not present in the given design */ /* GPP_D23 : net NC is not present in the given design */
PAD_NC(GPP_D23, NONE), PAD_NC(GPP_D23, NONE),
/* GPP_E00 : [] ==> SAR1_INT_L */ /* GPP_E00 : NC net. */
PAD_CFG_GPI_APIC(GPP_E00, NONE, PLTRST, LEVEL, NONE), PAD_NC(GPP_E00, NONE),
/* GPP_E01 : MEM_STRAP_2 ==> Component NC */ /* GPP_E01 : MEM_STRAP_2 ==> Component NC */
PAD_CFG_GPI_LOCK(GPP_E01, NONE, LOCK_CONFIG), PAD_CFG_GPI_LOCK(GPP_E01, NONE, LOCK_CONFIG),
/* GPP_E02 : MEM_STRAP_1 ==> Component NC */ /* GPP_E02 : MEM_STRAP_1 ==> Component NC */
@ -203,8 +203,8 @@ static const struct pad_config gpio_table[] = {
PAD_NC(GPP_E06, NONE), PAD_NC(GPP_E06, NONE),
/* GPP_E07 : NC pad. */ /* GPP_E07 : NC pad. */
PAD_NC(GPP_E07, NONE), PAD_NC(GPP_E07, NONE),
/* GPP_E08 : [] ==> SAR2_INT_L */ /* GPP_E08 : NC net. */
PAD_CFG_GPI_APIC_LOCK(GPP_E08, NONE, LEVEL, NONE, LOCK_CONFIG), PAD_NC(GPP_E08, NONE),
/* GPP_E09 : Not Connected */ /* GPP_E09 : Not Connected */
PAD_NC(GPP_E09, NONE), PAD_NC(GPP_E09, NONE),
/* GPP_E10 : [] ==> SOC_FPMCU_INT_L */ /* GPP_E10 : [] ==> SOC_FPMCU_INT_L */