CK804/MCP55 devicetree.cb cosmetic and indentation fixes.
Add a few more comments for the entries, and also change the devicetree.cb files to the more compact and better readable variant with indentation level of 2 spaces (instead of random mix of tabs and spaces). Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6071 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
parent
727edb0b32
commit
0675d5c34f
|
@ -1,14 +1,13 @@
|
|||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # APIC cluster
|
||||
chip cpu/amd/socket_939 # Socket 939 CPU
|
||||
device lapic 0 on end # APIC
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_939 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # mc0
|
||||
device pci 18.0 on # Northbridge
|
||||
# Devices on link 0, link 0 == LDT 0
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
|
@ -62,7 +61,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
|
|||
io 0xc8 = 0x0000
|
||||
io 0xca = 0x0500
|
||||
end
|
||||
device pnp 2e.8 on # Midi port
|
||||
device pnp 2e.8 on # MIDI port
|
||||
io 0x60 = 0x300
|
||||
irq 0x70 = 10
|
||||
end
|
||||
|
@ -76,28 +75,28 @@ chip northbridge/amd/amdk8/root_complex # Root complex
|
|||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
# chip drivers/generic/generic #dimm 0-0-0
|
||||
# chip drivers/generic/generic # DIMM 0-0-0
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 0-0-1
|
||||
# chip drivers/generic/generic # DIMM 0-0-1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 0-1-0
|
||||
# chip drivers/generic/generic # DIMM 0-1-0
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 0-1-1
|
||||
# chip drivers/generic/generic # DIMM 0-1-1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 1-0-0
|
||||
# chip drivers/generic/generic # DIMM 1-0-0
|
||||
# device i2c 54 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 1-0-1
|
||||
# chip drivers/generic/generic # DIMM 1-0-1
|
||||
# device i2c 55 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 1-1-0
|
||||
# chip drivers/generic/generic # DIMM 1-1-0
|
||||
# device i2c 56 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 1-1-1
|
||||
# chip drivers/generic/generic # DIMM 1-1-1
|
||||
# device i2c 57 on end
|
||||
# end
|
||||
end
|
||||
|
@ -118,6 +117,7 @@ chip northbridge/amd/amdk8/root_complex # Root complex
|
|||
register "ide1_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
# TODO
|
||||
# register "mac_eeprom_smbus" = "3"
|
||||
# register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
|
|
|
@ -1,19 +1,18 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_AM2
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_AM2 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci 18.0 on # devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/ite/it8716f
|
||||
# Floppy and any LDN
|
||||
device pnp 2e.0 on
|
||||
# Watchdog from CLKIN, CLKIN = 24 MHz
|
||||
chip superio/ite/it8716f # Super I/O
|
||||
device pnp 2e.0 on # Floppy and any LDN
|
||||
# Watchdog from CLKIN (24 MHz)
|
||||
irq 0x23 = 0x11
|
||||
# Serial Flash (SPI only)
|
||||
# 0x24 = 0x1a
|
||||
|
@ -29,41 +28,45 @@ device pci_domain 0 on
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.3 on # Parallel Port
|
||||
device pnp 2e.3 on # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
device pnp 2e.4 on # EC
|
||||
device pnp 2e.4 on # Embedded controller
|
||||
io 0x60 = 0x290
|
||||
io 0x62 = 0x230
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
end
|
||||
device pnp 2e.6 on # Mouse
|
||||
device pnp 2e.6 on # PS/2 mouse
|
||||
irq 0x70 = 12
|
||||
end
|
||||
device pnp 2e.7 on # GPIO, SPI flash
|
||||
# pin 84 is not GP10
|
||||
# Pin 84 is not GP10
|
||||
irq 0x25 = 0x0
|
||||
# pin 21 is GP26, pin 26 is GP21, pin 27 is GP20
|
||||
# Pin 21 is GP26, pin 26 is GP21, pin 27 is GP20
|
||||
irq 0x26 = 0x43
|
||||
# pin 13 is GP35
|
||||
# Pin 13 is GP35
|
||||
irq 0x27 = 0x20
|
||||
# pin 70 is not GP46
|
||||
# Pin 70 is not GP46
|
||||
# irq 0x28 = 0x0
|
||||
# pin 6,3,128,127,126 is GP63,64,65,66,67
|
||||
# Pin 6,3,128,127,126 is GP63,64,65,66,67
|
||||
irq 0x29 = 0x81
|
||||
# Enable FAN_CTL/FAN_TAC set to 5 (pin 21,23), enable FAN_CTL/FAN_TAC set to 4 (pin 20,22), pin 48 is PCIRST5#, pin91 is PCIRSTIN#, VIN7 is internal voltage divider for VCCH5V, pin 95 is ATXPG, VIN3 is internal voltage divider for VCC5V
|
||||
# Enable FAN_CTL/FAN_TAC set to 5 (pin 21, 23),
|
||||
# enable FAN_CTL/FAN_TAC set to 4 (pin 20, 22),
|
||||
# pin 48 is PCIRST5#, pin91 is PCIRSTIN#, VIN7 is internal
|
||||
# voltage divider for VCCH5V, pin 95 is ATXPG, VIN3 is internal
|
||||
# voltage divider for VCC5V
|
||||
# irq 0x2c = 0x1f
|
||||
# Simple I/O base
|
||||
io 0x62 = 0x800
|
||||
# Serial Flash I/O (SPI only)
|
||||
io 0x64 = 0x820
|
||||
# watch dog force timeout (parallel flash only)
|
||||
# Watchdog force timeout (parallel flash only)
|
||||
# irq 0x71 = 0x1
|
||||
# No WDT interrupt
|
||||
irq 0x72 = 0x0
|
||||
|
@ -96,38 +99,38 @@ device pci_domain 0 on
|
|||
io 0x60 = 0x300
|
||||
irq 0x70 = 10
|
||||
end
|
||||
device pnp 2e.9 off # GAME
|
||||
device pnp 2e.9 off # Game port
|
||||
io 0x60 = 0x220
|
||||
end
|
||||
device pnp 2e.a off end # CIR
|
||||
device pnp 2e.a off end # Consumer IR
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
|
@ -147,18 +150,18 @@ device pci_domain 0 on
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end #device pci 18.0
|
||||
end
|
||||
device pci 18.0 on end # Link 1
|
||||
device pci 18.0 on end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end # mc0
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 on end # pci_regs_all
|
||||
|
@ -171,4 +174,4 @@ device pci_domain 0 on
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 off end # io
|
||||
# end
|
||||
end #root_complex
|
||||
end
|
||||
|
|
|
@ -1,14 +1,13 @@
|
|||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # APIC cluster
|
||||
chip cpu/amd/socket_754 # Socket 754 CPU
|
||||
device lapic 0 on end # APIC
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_754 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # mc0
|
||||
device pci 18.0 on # Northbridge
|
||||
# Devices on link 0, link 0 == LDT 0
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
|
@ -52,14 +51,14 @@ chip northbridge/amd/amdk8/root_complex # Root complex
|
|||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # Onboard audio (ACI)
|
||||
device pci 4.1 off end # Onboard modem (MCI) -- not wired out
|
||||
device pci 4.1 off end # Onboard modem (MCI), N/A
|
||||
device pci 6.0 on end # IDE
|
||||
device pci 7.0 on end # SATA 1
|
||||
device pci 8.0 on end # SATA 0
|
||||
device pci 9.0 on end # PCI
|
||||
device pci a.0 on end # NIC
|
||||
device pci b.0 off end # PCI E 3 -- not wired out
|
||||
device pci c.0 off end # PCI E 2 -- not wired out
|
||||
device pci b.0 off end # PCI E 3 (N/A)
|
||||
device pci c.0 off end # PCI E 2 (N/A)
|
||||
device pci d.0 on end # PCI E 1
|
||||
device pci e.0 on end # PCI E 0
|
||||
register "ide0_enable" = "1"
|
||||
|
|
|
@ -1,13 +1,12 @@
|
|||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # APIC cluster
|
||||
chip cpu/amd/socket_AM2 # CPU
|
||||
device lapic 0 on end # APIC
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_AM2 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / mc0
|
||||
device pci 18.0 on
|
||||
# Devices on link 0, link 0 == LDT 0
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
|
@ -83,19 +82,19 @@ chip northbridge/amd/amdk8/root_complex # Root complex
|
|||
end
|
||||
# TODO: Check if the stuff below is correct / needed.
|
||||
device pci 1.1 on # SM 1
|
||||
# PCI device SMBus address will depend on addon PCI device,
|
||||
# do we need to scan_smbus_bus?
|
||||
|
||||
# chip drivers/generic/generic # PCIXA Slot1
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic # PCIXA slot 1
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # PCIXB Slot1
|
||||
# chip drivers/generic/generic # PCIXB slot 1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # PCIXB Slot2
|
||||
# chip drivers/generic/generic # PCIXB slot 2
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # PCI Slot1
|
||||
# chip drivers/generic/generic # PCI slot 1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # Master MCP55 PCI-E
|
||||
|
@ -128,7 +127,8 @@ chip northbridge/amd/amdk8/root_complex # Root complex
|
|||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
# TODO: Check the two lines below.
|
||||
register "mac_eeprom_smbus" = "3" # 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end
|
||||
|
@ -139,7 +139,6 @@ chip northbridge/amd/amdk8/root_complex # Root complex
|
|||
device pci 18.3 on end
|
||||
end
|
||||
end
|
||||
|
||||
# TODO
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
|
@ -153,5 +152,4 @@ chip northbridge/amd/amdk8/root_complex # Root complex
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 off end # io
|
||||
# end
|
||||
|
||||
end
|
||||
|
|
|
@ -1,24 +1,22 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_F
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_F # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci 18.0 on # northbridge
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627ehg
|
||||
chip superio/winbond/w83627ehg # Super I/O
|
||||
device pnp 2e.0 on # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -30,106 +28,105 @@ chip northbridge/amd/amdk8/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
irq 0x72 = 12
|
||||
end
|
||||
device pnp 2e.6 off # SERIAL_FALSH
|
||||
device pnp 2e.6 off # Serial flash
|
||||
io 0x60 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GAME_MIDI_GIPO1
|
||||
device pnp 2e.7 off # Game port, MIDI, GPIO1
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.8 off end # WDTO_PLED
|
||||
device pnp 2e.9 off end # GPIO2_GPIO3_GPIO4_GPIO5
|
||||
device pnp 2e.8 off end # WDTO PLED
|
||||
device pnp 2e.9 off end # GPIO2, GPIO3, GPIO4, GPIO5
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/i2c/i2cmux2 # pca9554 smbus mux
|
||||
chip drivers/i2c/i2cmux2 # PCA9554 SMBus mux
|
||||
device i2c 70 on # 0 pca9554 1
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end
|
||||
device i2c 70 on # 0 pca9554 2
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
chip drivers/i2c/i2cmux2 # pca9554 smbus mux
|
||||
device i2c 72 on #pca9554 channle1
|
||||
chip drivers/i2c/i2cmux2 # pca9554 SMBus mux
|
||||
device i2c 72 on # PCA9554 channel 1
|
||||
chip drivers/i2c/adm1027 # HWM ADT7476 1
|
||||
device i2c 2e on end
|
||||
end
|
||||
end
|
||||
device i2c 72 on #pca9545 channel 2
|
||||
device i2c 72 on # PCA9545 channel 2
|
||||
chip drivers/i2c/adm1027 # HWM ADT7463
|
||||
device i2c 2e on end
|
||||
end
|
||||
end
|
||||
device i2c 72 on end #pca9545 channel 3
|
||||
device i2c 72 on #pca9545 channel 4
|
||||
device i2c 72 on end # PCA9545 channel 3
|
||||
device i2c 72 on # PCA9545 channel 4
|
||||
chip drivers/i2c/adm1027 # HWM ADT7476 2
|
||||
device i2c 2e on end
|
||||
end
|
||||
end
|
||||
end
|
||||
end
|
||||
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
|
@ -138,14 +135,14 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pci 5.2 on end # SATA 2
|
||||
device pci 6.0 on # P2P
|
||||
device pci 4.0 on end
|
||||
end # P2P
|
||||
end
|
||||
device pci 7.0 on end # reserve
|
||||
device pci 8.0 on end # MAC0
|
||||
device pci 9.0 on end # MAC1
|
||||
device pci a.0 on
|
||||
device pci 0.0 on
|
||||
device pci 4.0 on end #pci_E lan1
|
||||
device pci 4.1 on end #pci_E lan2
|
||||
device pci 4.0 on end # PCI-E LAN1
|
||||
device pci 4.1 on end # PCI-E LAN2
|
||||
end
|
||||
end # 0x376
|
||||
device pci b.0 on end # PCI E 0x374
|
||||
|
@ -154,22 +151,20 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pci 0.0 on end
|
||||
end # PCI E 1 0x378
|
||||
device pci e.0 on end # PCI E 0 0x375
|
||||
device pci f.0 on end #PCI E 0x377 pci_E slot
|
||||
device pci f.0 on end # PCI E 0x377, PCI-E slot
|
||||
register "ide0_enable" = "1"
|
||||
register "ide1_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.0 on end # Link 1
|
||||
device pci 18.0 on end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end #mc0
|
||||
|
||||
end # pci_domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end
|
||||
# device pnp 0.1 off end
|
||||
|
@ -178,4 +173,4 @@ chip northbridge/amd/amdk8/root_complex
|
|||
# device pnp 0.4 off end
|
||||
# device pnp 0.5 on end
|
||||
# end
|
||||
end # root_complex
|
||||
end
|
||||
|
|
|
@ -21,25 +21,25 @@
|
|||
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||
##
|
||||
|
||||
chip northbridge/amd/amdfam10/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_F_1207
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdfam10/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_F_1207 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdfam10 #mc0
|
||||
device pci 18.0 on # SB on HT link 0.0
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdfam10 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627ehg
|
||||
chip superio/winbond/w83627ehg # Super I/O
|
||||
device pnp 2e.0 on # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -51,24 +51,24 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
irq 0x72 = 12
|
||||
end
|
||||
device pnp 2e.6 off # SERIAL_FLASH
|
||||
device pnp 2e.6 off # Serial flash
|
||||
io 0x60 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GAME_MIDI_GIPO1
|
||||
device pnp 2e.7 off # Game port, MIDI, GPIO1
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.8 off end # WDTO_PLED
|
||||
device pnp 2e.9 off end # GPIO2_GPIO3_GPIO4_GPIO5
|
||||
device pnp 2e.8 off end # WDTO PLED
|
||||
device pnp 2e.9 off end # GPIO2, GPIO3, GPIO4, GPIO5
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
|
@ -82,43 +82,45 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic #PCIXA Slot1
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic # PCIXA slot 1
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot1
|
||||
# chip drivers/generic/generic # PCIXB slot 1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot2
|
||||
# chip drivers/generic/generic # PCIXB slot 2
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCI Slot1
|
||||
# chip drivers/generic/generic # PCI slot 1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # Master MCP55 PCI-E
|
||||
|
@ -130,7 +132,7 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
# chip drivers/generic/generic # MAC EEPROM
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
|
@ -143,20 +145,19 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.0 on end # HT 1.0
|
||||
device pci 18.0 on end # HT 2.0
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
device pci 18.4 on end
|
||||
end # mc0
|
||||
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 on end # pci_regs_all
|
||||
|
@ -169,4 +170,4 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 off end # io
|
||||
# end
|
||||
end #root_complex
|
||||
end
|
||||
|
|
|
@ -1,23 +1,22 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_F
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_F # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci 18.0 on
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627ehg
|
||||
chip superio/winbond/w83627ehg # Super I/O
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -29,7 +28,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
|
@ -38,58 +37,60 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pnp 2e.6 off # SFI
|
||||
io 0x62 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GPIO_GAME_MIDI
|
||||
device pnp 2e.7 off # GPIO, Game port, MIDI
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.8 off end # WDTO_PLED
|
||||
device pnp 2e.9 off end # GPIO_SUSLED
|
||||
device pnp 2e.8 off end # WDTO PLED
|
||||
device pnp 2e.9 off end # GPIO SUSLED
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic #PCIXA Slot1
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic # PCIXA slot 1
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot1
|
||||
# chip drivers/generic/generic # PCIXB slot 1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot2
|
||||
# chip drivers/generic/generic # PCIXB slot 2
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCI Slot1
|
||||
# chip drivers/generic/generic # PCI slot 1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # Master MCP55 PCI-E
|
||||
|
@ -101,8 +102,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
chip drivers/generic/generic # MAC EEPROM
|
||||
device i2c 51 on end
|
||||
end
|
||||
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
|
@ -122,14 +122,14 @@ chip northbridge/amd/amdk8/root_complex
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.0 on end # Link 1
|
||||
device pci 18.0 on
|
||||
# devices on link 2, link 2 == LDT 2
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci 18.0 on # Link 2 == LDT 2
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on end # LPC
|
||||
device pci 1.1 on end # SM 0
|
||||
|
@ -152,17 +152,16 @@ chip northbridge/amd/amdk8/root_complex
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end # mc0
|
||||
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 on end # pci_regs_all
|
||||
|
@ -175,4 +174,4 @@ chip northbridge/amd/amdk8/root_complex
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 off end # io
|
||||
# end
|
||||
end #root_complex
|
||||
end
|
||||
|
|
|
@ -1,24 +1,23 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_940
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_940 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci 18.0 on end # link 0
|
||||
device pci 18.0 on # link1
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/smsc/lpc47m10x
|
||||
chip superio/smsc/lpc47m10x # Super I/O
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.3 off # Parallel Port
|
||||
device pnp 2e.3 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -30,7 +29,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.7 off # Keyboard
|
||||
device pnp 2e.7 off # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
|
@ -39,43 +38,45 @@ chip northbridge/amd/amdk8/root_complex
|
|||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic #PCIXA Slot1
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic # PCIXA slot 1
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot1
|
||||
# chip drivers/generic/generic # PCIXB slot 1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot2
|
||||
# chip drivers/generic/generic # PCIXB slot 2
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCI Slot1
|
||||
# chip drivers/generic/generic # PCI slot 1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # Master CK804 PCI-E
|
||||
|
@ -87,8 +88,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
chip drivers/generic/generic # MAC EEPROM
|
||||
device i2c 51 on end
|
||||
end
|
||||
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # ACI
|
||||
|
@ -106,21 +106,20 @@ chip northbridge/amd/amdk8/root_complex
|
|||
register "ide1_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
device pci 18.0 on end # link 2
|
||||
end
|
||||
device pci 18.0 on end # Link 2
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end # mc0
|
||||
|
||||
chip northbridge/amd/amdk8
|
||||
device pci 19.0 on end # link 0
|
||||
device pci 19.0 on
|
||||
# devices on link 1, link 1 == LDT 1
|
||||
chip southbridge/nvidia/ck804
|
||||
end
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 19.0 on end # Link 0
|
||||
device pci 19.0 on # Link 1 == LDT 1
|
||||
chip southbridge/nvidia/ck804 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on end # LPC
|
||||
device pci 1.1 off end # SM
|
||||
|
@ -137,16 +136,15 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pci c.0 off end # PCI E 2
|
||||
device pci d.0 off end # PCI E 1
|
||||
device pci e.0 on end # PCI E 0
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 19.0
|
||||
|
||||
end
|
||||
device pci 19.0 on end
|
||||
device pci 19.1 on end
|
||||
device pci 19.2 on end
|
||||
device pci 19.3 on end
|
||||
end
|
||||
end # PCI domain
|
||||
|
||||
end #root_complex
|
||||
end
|
||||
end
|
||||
|
|
|
@ -1,25 +1,24 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_F
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_F # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627hf
|
||||
chip superio/winbond/w83627hf # Super I/O
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -31,7 +30,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
|
@ -40,15 +39,15 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pnp 2e.6 off # SFI
|
||||
io 0x62 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GPIO_GAME_MIDI
|
||||
device pnp 2e.7 off # GPIO, game port, MIDI
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.8 off end # WDTO_PLED
|
||||
device pnp 2e.9 off end # GPIO_SUSLED
|
||||
device pnp 2e.8 off end # WDTO PLED
|
||||
device pnp 2e.9 off end # GPIO SUSLED
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
|
@ -59,19 +58,21 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device i2c 48 off end
|
||||
device i2c 49 off end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic #PCIXA Slot1
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic # PCIXA slot 1
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot1
|
||||
# chip drivers/generic/generic # PCIXB slot 1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot2
|
||||
# chip drivers/generic/generic # PCIXB slot 2
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCI Slot1
|
||||
# chip drivers/generic/generic # PCI slot 1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # Master MCP55 PCI-E
|
||||
|
@ -83,8 +84,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
chip drivers/generic/generic # MAC EEPROM
|
||||
device i2c 51 on end
|
||||
end
|
||||
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
|
@ -98,11 +98,10 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pci 8.0 on end # NIC
|
||||
device pci 9.0 on end # NIC
|
||||
device pci a.0 on # PCI E 5
|
||||
device pci 0.0 on #nec pci-x
|
||||
end
|
||||
device pci 0.1 on #nec pci-x
|
||||
device pci 4.0 on end #scsi
|
||||
device pci 4.1 on end #scsi
|
||||
device pci 0.0 on end # NEC PCI-X
|
||||
device pci 0.1 on # NEC PCI-X
|
||||
device pci 4.0 on end # SCSI
|
||||
device pci 4.1 on end # SCSI
|
||||
end
|
||||
end
|
||||
device pci b.0 on end # PCI E 4
|
||||
|
@ -113,17 +112,16 @@ chip northbridge/amd/amdk8/root_complex
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end # mc0
|
||||
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 on end # pci_regs_all
|
||||
|
@ -136,4 +134,4 @@ chip northbridge/amd/amdk8/root_complex
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 on end # io
|
||||
# end
|
||||
end #root_complex
|
||||
end
|
||||
|
|
|
@ -1,25 +1,24 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_F
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_F # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627hf
|
||||
chip superio/winbond/w83627hf # Super I/O
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -31,7 +30,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
|
@ -40,58 +39,60 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pnp 2e.6 off # SFI
|
||||
io 0x62 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GPIO_GAME_MIDI
|
||||
device pnp 2e.7 off # GPIO, game port, MIDI
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.8 off end # WDTO_PLED
|
||||
device pnp 2e.9 off end # GPIO_SUSLED
|
||||
device pnp 2e.8 off end # WDTO PLED
|
||||
device pnp 2e.9 off end # GPIO SUSLED
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic #PCIXA Slot1
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic # PCIXA slot 1
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot1
|
||||
# chip drivers/generic/generic # PCIXB slot 1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot2
|
||||
# chip drivers/generic/generic # PCIXB slot 2
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCI Slot1
|
||||
# chip drivers/generic/generic # PCI slot 1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # Master MCP55 PCI-E
|
||||
|
@ -103,8 +104,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
chip drivers/generic/generic # MAC EEPROM
|
||||
device i2c 51 on end
|
||||
end
|
||||
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
|
@ -118,11 +118,10 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pci 8.0 on end # NIC
|
||||
device pci 9.0 on end # NIC
|
||||
device pci a.0 on # PCI E 5
|
||||
device pci 0.0 on #nec pci-x
|
||||
end
|
||||
device pci 0.1 on #nec pci-x
|
||||
device pci 4.0 on end #scsi
|
||||
device pci 4.1 on end #scsi
|
||||
device pci 0.0 on end # NEC PCI-X
|
||||
device pci 0.1 on # NEC PCI-X
|
||||
device pci 4.0 on end # SCSI
|
||||
device pci 4.1 on end # SCSI
|
||||
end
|
||||
end
|
||||
device pci b.0 on end # PCI E 4
|
||||
|
@ -133,17 +132,16 @@ chip northbridge/amd/amdk8/root_complex
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end # mc0
|
||||
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 on end # pci_regs_all
|
||||
|
@ -156,4 +154,4 @@ chip northbridge/amd/amdk8/root_complex
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 on end # io
|
||||
# end
|
||||
end #root_complex
|
||||
end
|
||||
|
|
|
@ -1,25 +1,24 @@
|
|||
chip northbridge/amd/amdfam10/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_F_1207
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdfam10/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_F_1207 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdfam10 #mc0
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdfam10 # Northbridge / RAM controller
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on
|
||||
# SB on link 2.0
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci 18.0 on # SB on link 2.0
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627hf
|
||||
chip superio/winbond/w83627hf # Super I/O
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -31,7 +30,7 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
|
@ -40,58 +39,60 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
device pnp 2e.6 off # SFI
|
||||
io 0x62 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GPIO_GAME_MIDI
|
||||
device pnp 2e.7 off # GPIO, game port, MIDI
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.8 off end # WDTO_PLED
|
||||
device pnp 2e.9 off end # GPIO_SUSLED
|
||||
device pnp 2e.8 off end # WDTO PLED
|
||||
device pnp 2e.9 off end # GPIO SUSLED
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic #PCIXA Slot1
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic # PCIXA slot 1
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot1
|
||||
# chip drivers/generic/generic # PCIXB slot 1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot2
|
||||
# chip drivers/generic/generic # PCIXB slot 2
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCI Slot1
|
||||
# chip drivers/generic/generic # PCI slot 1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # Master MCP55 PCI-E
|
||||
|
@ -103,8 +104,7 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
chip drivers/generic/generic # MAC EEPROM
|
||||
device i2c 51 on end
|
||||
end
|
||||
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
|
@ -118,11 +118,10 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
device pci 8.0 on end # NIC
|
||||
device pci 9.0 on end # NIC
|
||||
device pci a.0 on # PCI E 5
|
||||
device pci 0.0 on #nec pci-x
|
||||
end
|
||||
device pci 0.1 on #nec pci-x
|
||||
device pci 4.0 on end #scsi
|
||||
device pci 4.1 on end #scsi
|
||||
device pci 0.0 on end # NEC PCI-X
|
||||
device pci 0.1 on # NEC PCI-X
|
||||
device pci 4.0 on end # SCSI
|
||||
device pci 4.1 on end # SCSI
|
||||
end
|
||||
end
|
||||
device pci b.0 on end # PCI E 4
|
||||
|
@ -133,10 +132,11 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
|
@ -146,10 +146,8 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
device pci 19.2 on end
|
||||
device pci 19.3 on end
|
||||
device pci 19.4 on end
|
||||
end # mc0
|
||||
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 on end # pci_regs_all
|
||||
|
@ -162,4 +160,4 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 on end # io
|
||||
# end
|
||||
end #root_complex
|
||||
end
|
||||
|
|
|
@ -1,25 +1,24 @@
|
|||
chip northbridge/amd/amdfam10/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_F_1207
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdfam10/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_F_1207 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdfam10 #mc0
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdfam10 # Northbridge / RAM controller
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on
|
||||
# SB on link 2.0
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci 18.0 on # SB on link 2
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627hf
|
||||
chip superio/winbond/w83627hf # Super I/O
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -31,7 +30,7 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
|
@ -40,15 +39,15 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
device pnp 2e.6 off # SFI
|
||||
io 0x62 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GPIO_GAME_MIDI
|
||||
device pnp 2e.7 off # GPIO, game port, MIDI
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.8 off end # WDTO_PLED
|
||||
device pnp 2e.9 off end # GPIO_SUSLED
|
||||
device pnp 2e.8 off end # WDTO PLED
|
||||
device pnp 2e.9 off end # GPIO SUSLED
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
|
@ -56,13 +55,13 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
end
|
||||
device pci 1.1 on end
|
||||
device pci 1.1 on # SM 1
|
||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
||||
#
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
chip drivers/generic/generic # MAC EEPROM
|
||||
device i2c 51 on end
|
||||
end
|
||||
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
|
@ -84,10 +83,11 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
|
@ -103,16 +103,14 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
device pci 3.1 on end
|
||||
end
|
||||
device pci 1.1 on end
|
||||
end #amd8132
|
||||
end #device pci 19.0
|
||||
end
|
||||
end
|
||||
device pci 19.1 on end
|
||||
device pci 19.2 on end
|
||||
device pci 19.3 on end
|
||||
device pci 19.4 on end
|
||||
end # mc0
|
||||
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 on end # pci_regs_all
|
||||
|
@ -125,4 +123,4 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 on end # io
|
||||
# end
|
||||
end #root_complex
|
||||
end
|
||||
|
|
|
@ -1,23 +1,22 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_940
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_940 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci 18.0 on # northbridge
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627hf
|
||||
chip superio/winbond/w83627hf # Super I/O
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -29,16 +28,16 @@ chip northbridge/amd/amdk8/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard & mouse
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
irq 0x72 = 12
|
||||
end
|
||||
device pnp 2e.6 off # CIR
|
||||
device pnp 2e.6 off # Consumer IR
|
||||
io 0x60 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GAME_MIDI_GIPO1
|
||||
device pnp 2e.7 off # Game port, MIDI, GPIO1
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
|
@ -46,38 +45,38 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pnp 2e.8 off end # GPIO2
|
||||
device pnp 2e.9 off end # GPIO3
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b off # HW Monitor
|
||||
device pnp 2e.b off # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
# chip drivers/generic/generic #dimm 0-0-0
|
||||
# chip drivers/generic/generic # DIMM 0-0-0
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 0-0-1
|
||||
# chip drivers/generic/generic # DIMM 0-0-1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 0-1-0
|
||||
# chip drivers/generic/generic # DIMM 0-1-0
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 0-1-1
|
||||
# chip drivers/generic/generic # DIMM 0-1-1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 1-0-0
|
||||
# chip drivers/generic/generic # DIMM 1-0-0
|
||||
# device i2c 54 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 1-0-1
|
||||
# chip drivers/generic/generic # DIMM 1-0-1
|
||||
# device i2c 55 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 1-1-0
|
||||
# chip drivers/generic/generic # DIMM 1-1-0
|
||||
# device i2c 56 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #dimm 1-1-1
|
||||
# chip drivers/generic/generic # DIMM 1-1-1
|
||||
# device i2c 57 on end
|
||||
# end
|
||||
end # SM
|
||||
end
|
||||
# device pci 1.1 on # SM 1
|
||||
# chip drivers/i2c/adm1027 # ADT7463A CPU0 temp, SYS FAN 2/3/4
|
||||
# device i2c 2d on end
|
||||
|
@ -94,7 +93,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
# chip drivers/generic/generic # Winbond HWM 0x94
|
||||
# device i2c 4a on end
|
||||
# end
|
||||
# end #SM
|
||||
# end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 off end # ACI
|
||||
|
@ -116,12 +115,10 @@ chip northbridge/amd/amdk8/root_complex
|
|||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.0 on end # Link 1
|
||||
device pci 18.0 on
|
||||
# devices on link 2, link 2 == LDT 2
|
||||
chip southbridge/amd/amd8131
|
||||
# the on/off keyword is mandatory
|
||||
device pci 18.0 on # Link 2 == LDT 2
|
||||
chip southbridge/amd/amd8131 # Southbridge
|
||||
device pci 0.0 on end
|
||||
device pci 0.1 on end
|
||||
device pci 1.0 on
|
||||
|
@ -130,14 +127,12 @@ chip northbridge/amd/amdk8/root_complex
|
|||
end
|
||||
device pci 1.1 on end
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end #mc0
|
||||
|
||||
end # pci_domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 off end # pci_regs_all
|
||||
|
@ -149,4 +144,4 @@ chip northbridge/amd/amdk8/root_complex
|
|||
# device pnp 0.7 off end # tsc
|
||||
# device pnp 0.8 on end # hard_reset
|
||||
# end
|
||||
end # root_complex
|
||||
end
|
||||
|
|
|
@ -1,23 +1,22 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_940
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_940 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci 18.0 on # northbridge
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627hf
|
||||
chip superio/winbond/w83627hf # Super I/O
|
||||
device pnp 2e.0 on # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 on # Parallel Port
|
||||
device pnp 2e.1 on # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
drq 0x74 = 3
|
||||
|
@ -30,16 +29,16 @@ chip northbridge/amd/amdk8/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard & mouse
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
irq 0x72 = 12
|
||||
end
|
||||
device pnp 2e.6 off # CIR
|
||||
device pnp 2e.6 off # Consumer IR
|
||||
io 0x60 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GAME_MIDI_GIPO1
|
||||
device pnp 2e.7 off # Game port, MIDI, GPIO1
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
|
@ -47,38 +46,38 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pnp 2e.8 off end # GPIO2
|
||||
device pnp 2e.9 off end # GPIO3
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
chip drivers/i2c/adm1027 # ADT7463A CPU0 temp, SYS FAN 2/3/4
|
||||
device i2c 2d on end
|
||||
|
@ -95,7 +94,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
chip drivers/generic/generic # Winbond HWM 0x94
|
||||
device i2c 4a on end
|
||||
end
|
||||
end #SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 off end # ACI
|
||||
|
@ -119,28 +118,24 @@ chip northbridge/amd/amdk8/root_complex
|
|||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.0 on end # Link 1
|
||||
device pci 18.0 on
|
||||
# devices on link 2, link 2 == LDT 2
|
||||
chip southbridge/amd/amd8131
|
||||
# the on/off keyword is mandatory
|
||||
device pci 18.0 on # Link 2 == LDT 2
|
||||
chip southbridge/amd/amd8131 # Southbridge
|
||||
device pci 0.0 on end
|
||||
device pci 0.1 on end
|
||||
device pci 1.0 on
|
||||
device pci 9.0 on end # broadcom 5704
|
||||
device pci 9.0 on end # Broadcom 5704
|
||||
device pci 9.1 on end
|
||||
end
|
||||
device pci 1.1 on end
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end #mc0
|
||||
|
||||
end # pci_domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end
|
||||
# device pnp 0.1 off end
|
||||
|
@ -149,4 +144,4 @@ chip northbridge/amd/amdk8/root_complex
|
|||
# device pnp 0.4 off end
|
||||
# device pnp 0.5 on end
|
||||
# end
|
||||
end # root_complex
|
||||
end
|
||||
|
|
|
@ -1,23 +1,22 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_940
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_940 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci 18.0 on # northbridge
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/smsc/lpc47b397
|
||||
chip superio/smsc/lpc47b397 # Super I/O
|
||||
device pnp 2e.0 on # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.3 on # Parallel Port
|
||||
device pnp 2e.3 on # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
drq 0x74 = 4
|
||||
|
@ -30,13 +29,13 @@ chip northbridge/amd/amdk8/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.7 on # Keyboard
|
||||
device pnp 2e.7 on # PS/2 keyboard & mouse
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
irq 0x72 = 12
|
||||
end
|
||||
device pnp 2e.8 on # HW Monitor
|
||||
device pnp 2e.8 on # Hardware monitor
|
||||
io 0x60 = 0x480
|
||||
chip drivers/generic/generic # LM95221 CPU temp
|
||||
device i2c 2b on end
|
||||
|
@ -51,37 +50,36 @@ chip northbridge/amd/amdk8/root_complex
|
|||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
chip drivers/generic/generic # MAC EEPROM
|
||||
device i2c 51 on end
|
||||
end
|
||||
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # ACI
|
||||
|
@ -99,33 +97,30 @@ chip northbridge/amd/amdk8/root_complex
|
|||
register "ide1_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.0 on end # Link 1
|
||||
device pci 18.0 on
|
||||
# devices on link 2, link 2 == LDT 2
|
||||
chip southbridge/amd/amd8131
|
||||
# the on/off keyword is mandatory
|
||||
device pci 18.0 on # Link 2 == LDT 2
|
||||
chip southbridge/amd/amd8131 # Southbridge
|
||||
device pci 0.0 on end
|
||||
device pci 0.1 on end
|
||||
device pci 1.0 on
|
||||
device pci 6.0 on end # lsi scsi
|
||||
device pci 6.0 on end # LSI SCSI
|
||||
device pci 6.1 on end
|
||||
end
|
||||
device pci 1.1 on end
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end #mc0
|
||||
|
||||
chip northbridge/amd/amdk8
|
||||
device pci 19.0 on # northbridge
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804
|
||||
end
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 19.0 on # Link 0 == LDT 0
|
||||
chip southbridge/nvidia/ck804 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on end # LPC
|
||||
device pci 1.1 off end # SM
|
||||
|
@ -142,19 +137,18 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pci c.0 off end # PCI E 2
|
||||
device pci d.0 off end # PCI E 1
|
||||
device pci e.0 on end # PCI E 0
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 19.0
|
||||
|
||||
end
|
||||
device pci 19.0 on end
|
||||
device pci 19.0 on end
|
||||
device pci 19.1 on end
|
||||
device pci 19.2 on end
|
||||
device pci 19.3 on end
|
||||
end
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 off end # pci_regs_all
|
||||
|
@ -165,4 +159,4 @@ chip northbridge/amd/amdk8/root_complex
|
|||
# device pnp 0.6 off end # cache size
|
||||
# device pnp 0.7 off end # tsc
|
||||
# end
|
||||
end # root_complex
|
||||
end
|
||||
|
|
|
@ -1,25 +1,24 @@
|
|||
chip northbridge/amd/amdk8/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_F
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_F # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdk8 #mc0
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdk8 # Northbridge / RAM controller
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on
|
||||
# devices on link 0, link 0 == LDT 0
|
||||
chip southbridge/nvidia/mcp55
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627hf
|
||||
chip superio/winbond/w83627hf # Super I/O
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -31,7 +30,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
|
@ -40,58 +39,60 @@ chip northbridge/amd/amdk8/root_complex
|
|||
device pnp 2e.6 off # SFI
|
||||
io 0x62 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GPIO_GAME_MIDI
|
||||
device pnp 2e.7 off # GPIO, game port, MIDI
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.8 off end # WDTO_PLED
|
||||
device pnp 2e.9 off end # GPIO_SUSLED
|
||||
device pnp 2e.8 off end # WDTO PLED
|
||||
device pnp 2e.9 off end # GPIO SUSLED
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic #PCIXA Slot1
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic # PCIXA slot 1
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot1
|
||||
# chip drivers/generic/generic # PCIXB slot 1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot2
|
||||
# chip drivers/generic/generic # PCIXB slot 2
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCI Slot1
|
||||
# chip drivers/generic/generic # PCI slot 1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # Master MCP55 PCI-E
|
||||
|
@ -103,8 +104,7 @@ chip northbridge/amd/amdk8/root_complex
|
|||
chip drivers/generic/generic # MAC EEPROM
|
||||
device i2c 51 on end
|
||||
end
|
||||
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
|
@ -124,17 +124,16 @@ chip northbridge/amd/amdk8/root_complex
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
end # mc0
|
||||
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 on end # pci_regs_all
|
||||
|
@ -147,4 +146,4 @@ chip northbridge/amd/amdk8/root_complex
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 off end # io
|
||||
# end
|
||||
end #root_complex
|
||||
end
|
||||
|
|
|
@ -1,25 +1,24 @@
|
|||
chip northbridge/amd/amdfam10/root_complex
|
||||
device lapic_cluster 0 on
|
||||
chip cpu/amd/socket_F_1207
|
||||
device lapic 0 on end
|
||||
chip northbridge/amd/amdfam10/root_complex # Root complex
|
||||
device lapic_cluster 0 on # (L)APIC cluster
|
||||
chip cpu/amd/socket_F_1207 # CPU socket
|
||||
device lapic 0 on end # Local APIC of the CPU
|
||||
end
|
||||
end
|
||||
device pci_domain 0 on
|
||||
chip northbridge/amd/amdfam10 #mc0
|
||||
device pci_domain 0 on # PCI domain
|
||||
chip northbridge/amd/amdfam10 # Northbridge / RAM controller
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on end
|
||||
device pci 18.0 on
|
||||
# SB on link 2.0.
|
||||
chip southbridge/nvidia/mcp55
|
||||
device pci 18.0 on # SB on link 2
|
||||
chip southbridge/nvidia/mcp55 # Southbridge
|
||||
device pci 0.0 on end # HT
|
||||
device pci 1.0 on # LPC
|
||||
chip superio/winbond/w83627hf
|
||||
chip superio/winbond/w83627hf # Super I/O
|
||||
device pnp 2e.0 off # Floppy
|
||||
io 0x60 = 0x3f0
|
||||
irq 0x70 = 6
|
||||
drq 0x74 = 2
|
||||
end
|
||||
device pnp 2e.1 off # Parallel Port
|
||||
device pnp 2e.1 off # Parallel port
|
||||
io 0x60 = 0x378
|
||||
irq 0x70 = 7
|
||||
end
|
||||
|
@ -31,7 +30,7 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
end
|
||||
device pnp 2e.5 on # Keyboard
|
||||
device pnp 2e.5 on # PS/2 keyboard
|
||||
io 0x60 = 0x60
|
||||
io 0x62 = 0x64
|
||||
irq 0x70 = 1
|
||||
|
@ -40,58 +39,60 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
device pnp 2e.6 off # SFI
|
||||
io 0x62 = 0x100
|
||||
end
|
||||
device pnp 2e.7 off # GPIO_GAME_MIDI
|
||||
device pnp 2e.7 off # GPIO, game port, MIDI
|
||||
io 0x60 = 0x220
|
||||
io 0x62 = 0x300
|
||||
irq 0x70 = 9
|
||||
end
|
||||
device pnp 2e.8 off end # WDTO_PLED
|
||||
device pnp 2e.9 off end # GPIO_SUSLED
|
||||
device pnp 2e.8 off end # WDTO PLED
|
||||
device pnp 2e.9 off end # GPIO SUSLED
|
||||
device pnp 2e.a off end # ACPI
|
||||
device pnp 2e.b on # HW Monitor
|
||||
device pnp 2e.b on # Hardware monitor
|
||||
io 0x60 = 0x290
|
||||
irq 0x70 = 5
|
||||
end
|
||||
end
|
||||
end
|
||||
device pci 1.1 on # SM 0
|
||||
chip drivers/generic/generic #dimm 0-0-0
|
||||
chip drivers/generic/generic # DIMM 0-0-0
|
||||
device i2c 50 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-0-1
|
||||
chip drivers/generic/generic # DIMM 0-0-1
|
||||
device i2c 51 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-0
|
||||
chip drivers/generic/generic # DIMM 0-1-0
|
||||
device i2c 52 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 0-1-1
|
||||
chip drivers/generic/generic # DIMM 0-1-1
|
||||
device i2c 53 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-0
|
||||
chip drivers/generic/generic # DIMM 1-0-0
|
||||
device i2c 54 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-0-1
|
||||
chip drivers/generic/generic # DIMM 1-0-1
|
||||
device i2c 55 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-0
|
||||
chip drivers/generic/generic # DIMM 1-1-0
|
||||
device i2c 56 on end
|
||||
end
|
||||
chip drivers/generic/generic #dimm 1-1-1
|
||||
chip drivers/generic/generic # DIMM 1-1-1
|
||||
device i2c 57 on end
|
||||
end
|
||||
end # SM
|
||||
end
|
||||
device pci 1.1 on # SM 1
|
||||
#PCI device smbus address will depend on addon pci device, do we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic #PCIXA Slot1
|
||||
# PCI device SMBus address will
|
||||
# depend on addon PCI device, do
|
||||
# we need to scan_smbus_bus?
|
||||
# chip drivers/generic/generic # PCIXA slot 1
|
||||
# device i2c 50 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot1
|
||||
# chip drivers/generic/generic # PCIXB slot 1
|
||||
# device i2c 51 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCIXB Slot2
|
||||
# chip drivers/generic/generic # PCIXB slot 2
|
||||
# device i2c 52 on end
|
||||
# end
|
||||
# chip drivers/generic/generic #PCI Slot1
|
||||
# chip drivers/generic/generic # PCI slot 1
|
||||
# device i2c 53 on end
|
||||
# end
|
||||
# chip drivers/generic/generic # Master MCP55 PCI-E
|
||||
|
@ -103,17 +104,16 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
chip drivers/generic/generic # MAC EEPROM
|
||||
device i2c 51 on end
|
||||
end
|
||||
|
||||
end # SM
|
||||
end
|
||||
device pci 2.0 on end # USB 1.1
|
||||
device pci 2.1 on end # USB 2
|
||||
device pci 4.0 on end # IDE
|
||||
device pci 5.0 on end # SATA 0
|
||||
device pci 5.1 on end # SATA 1
|
||||
device pci 5.2 on end # SATA 2
|
||||
device pci 6.0 on
|
||||
device pci 6.0 on # PCI
|
||||
device pci 4.0 on end
|
||||
end # PCI
|
||||
end
|
||||
device pci 6.1 off end # AZA
|
||||
device pci 8.0 on end # NIC
|
||||
device pci 9.0 on end # NIC
|
||||
|
@ -126,18 +126,17 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
register "ide0_enable" = "1"
|
||||
register "sata0_enable" = "1"
|
||||
register "sata1_enable" = "1"
|
||||
register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
|
||||
# 1: SMBus under 2e.8, 2: SM0 3: SM1
|
||||
register "mac_eeprom_smbus" = "3"
|
||||
register "mac_eeprom_addr" = "0x51"
|
||||
end
|
||||
end # device pci 18.0
|
||||
end
|
||||
device pci 18.1 on end
|
||||
device pci 18.2 on end
|
||||
device pci 18.3 on end
|
||||
device pci 18.4 on end
|
||||
end # mc0
|
||||
|
||||
end # PCI domain
|
||||
|
||||
end
|
||||
end
|
||||
# chip drivers/generic/debug
|
||||
# device pnp 0.0 off end # chip name
|
||||
# device pnp 0.1 on end # pci_regs_all
|
||||
|
@ -150,4 +149,4 @@ chip northbridge/amd/amdfam10/root_complex
|
|||
# device pnp 0.8 off end # io
|
||||
# device pnp 0.9 off end # io
|
||||
# end
|
||||
end #root_complex
|
||||
end
|
||||
|
|
Loading…
Reference in New Issue