soc/intel/cannonlake: Disable ACPI PM timer to reduce S0ix power usage
This patch overrides EnableTcoTimer FSP UPD default value based on PmTimerDisabled coreboot devcietree config. BRANCH=none BUG=b:138152075 Change-Id: I347c15c7b65fb4c19b9680f127980d4ddab8df51 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34506 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-by: V Sowmya <v.sowmya@intel.com>
This commit is contained in:
parent
ed9ea86ba3
commit
06cc764483
|
@ -367,6 +367,9 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
|
||||||
params->PchPwrOptEnable = config->dmipwroptimize;
|
params->PchPwrOptEnable = config->dmipwroptimize;
|
||||||
params->SataPwrOptEnable = config->satapwroptimize;
|
params->SataPwrOptEnable = config->satapwroptimize;
|
||||||
|
|
||||||
|
/* Disable PCH ACPI timer */
|
||||||
|
params->EnableTcoTimer = !config->PmTimerDisabled;
|
||||||
|
|
||||||
/* Apply minimum assertion width settings if non-zero */
|
/* Apply minimum assertion width settings if non-zero */
|
||||||
if (config->PchPmSlpS3MinAssert)
|
if (config->PchPmSlpS3MinAssert)
|
||||||
params->PchPmSlpS3MinAssert = config->PchPmSlpS3MinAssert;
|
params->PchPmSlpS3MinAssert = config->PchPmSlpS3MinAssert;
|
||||||
|
|
Loading…
Reference in New Issue