AMD DDR2 and DDR3 MCT function InitPhyCompensation() compliant with AGESA code.
Signed-off-by: Kerry She <Kerry.she@amd.com> Acked-by: Patrick Georgi <patrick.georgi@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5776 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
parent
c914053026
commit
08c92e03bf
|
@ -3461,9 +3461,10 @@ static void InitPhyCompensation(struct MCTStatStruc *pMCTstat,
|
|||
i = 0; /* use i for the dct setting required */
|
||||
if (pDCTstat->MAdimms[0] < 4)
|
||||
i = 1;
|
||||
if (((pDCTstat->Speed == 2) || (pDCTstat->Speed == 3)) && (pDCTstat->MAdimms[i] == 4))
|
||||
if (((pDCTstat->Speed == 2) || (pDCTstat->Speed == 3)) && (pDCTstat->MAdimms[i] == 4)) {
|
||||
dword &= 0xF18FFF18;
|
||||
index_reg = 0x98; /* force dct = 0 */
|
||||
}
|
||||
}
|
||||
|
||||
Set_NB32_index_wait(dev, index_reg, 0x0a, dword);
|
||||
|
|
|
@ -3127,9 +3127,10 @@ static void InitPhyCompensation(struct MCTStatStruc *pMCTstat,
|
|||
i = 0; /* use i for the dct setting required */
|
||||
if (pDCTstat->MAdimms[0] < 4)
|
||||
i = 1;
|
||||
if (((pDCTstat->Speed == 2) || (pDCTstat->Speed == 3)) && (pDCTstat->MAdimms[i] == 4))
|
||||
if (((pDCTstat->Speed == 2) || (pDCTstat->Speed == 3)) && (pDCTstat->MAdimms[i] == 4)) {
|
||||
dword &= 0xF18FFF18;
|
||||
index_reg = 0x98; /* force dct = 0 */
|
||||
}
|
||||
}
|
||||
|
||||
Set_NB32_index_wait(dev, index_reg, 0x0a, dword);
|
||||
|
|
Loading…
Reference in New Issue