nb/intel/sandybridge: Use IOSAV_BYTE_SERROR_C_ch macro
This changes the binary because the operations get reordered, but it is otherwise equivalent. Change-Id: I362187b2889e6f7a68bf752a23c1279cebf961f2 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39758 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
parent
0c3936e41b
commit
098240eb4f
|
@ -2626,7 +2626,7 @@ static int discover_edges_write_real(ramctr_timing *ctrl, int channel, int slotr
|
||||||
}
|
}
|
||||||
|
|
||||||
/* FIXME: This register only exists on Ivy Bridge */
|
/* FIXME: This register only exists on Ivy Bridge */
|
||||||
raw_stats[edge] = MCHBAR32(0x436c + channel * 0x400);
|
raw_stats[edge] = MCHBAR32(IOSAV_BYTE_SERROR_C_ch(channel));
|
||||||
}
|
}
|
||||||
|
|
||||||
FOR_ALL_LANES {
|
FOR_ALL_LANES {
|
||||||
|
@ -2797,8 +2797,8 @@ int discover_timC_write(ramctr_timing *ctrl)
|
||||||
test_timC_write (ctrl, channel, slotrank);
|
test_timC_write (ctrl, channel, slotrank);
|
||||||
|
|
||||||
/* FIXME: Another IVB-only register! */
|
/* FIXME: Another IVB-only register! */
|
||||||
raw_stats[timC] =
|
raw_stats[timC] = MCHBAR32(
|
||||||
MCHBAR32(0x436c + channel * 0x400);
|
IOSAV_BYTE_SERROR_C_ch(channel));
|
||||||
}
|
}
|
||||||
FOR_ALL_LANES {
|
FOR_ALL_LANES {
|
||||||
struct run rn;
|
struct run rn;
|
||||||
|
|
Loading…
Reference in New Issue