soc/amd/genoa: Add SMU header file and SMU Kconfig
Change-Id: Ief56bff2a1b8825d6e65aeb5f7ed9e8f432e465b Signed-off-by: Varshit Pandya <pandyavarshit@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/78390 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
This commit is contained in:
parent
49bbe34829
commit
0a2d2a9744
|
@ -18,6 +18,8 @@ config SOC_SPECIFIC_OPTIONS
|
|||
select SOC_AMD_COMMON_BLOCK_NONCAR
|
||||
select SOC_AMD_COMMON_BLOCK_PCI_MMCONF
|
||||
select SOC_AMD_COMMON_BLOCK_SMI
|
||||
select SOC_AMD_COMMON_BLOCK_SMU
|
||||
select SOC_AMD_COMMON_BLOCK_SMU_SX_ENTRY
|
||||
select SOC_AMD_COMMON_BLOCK_TSC
|
||||
select SOC_AMD_COMMON_BLOCK_UART
|
||||
select SOC_AMD_COMMON_BLOCK_USE_ESPI
|
||||
|
|
|
@ -0,0 +1,23 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
|
||||
#ifndef AMD_GENOA_SMU_H
|
||||
#define AMD_GENOA_SMU_H
|
||||
|
||||
/* SMU mailbox register offsets in SMN */
|
||||
#define SMN_SMU_MESG_ID 0x3b10530
|
||||
#define SMN_SMU_MESG_RESP 0x3b1057c
|
||||
#define SMN_SMU_MESG_ARGS_BASE 0x3b109c4
|
||||
|
||||
#define SMU_NUM_ARGS 6
|
||||
|
||||
enum smu_message_id {
|
||||
SMC_MSG_S3ENTRY = 0x0b,
|
||||
};
|
||||
|
||||
/*
|
||||
* Request the SMU put system into S3, S4, or S5. On entry, SlpTyp determines S-State and
|
||||
* SlpTypeEn gets set by the SMU. Function does not return if successful.
|
||||
*/
|
||||
void smu_sx_entry(void);
|
||||
|
||||
#endif /* AMD_GENOA_SMU_H */
|
Loading…
Reference in New Issue