mb/google/zork: Fix GPIO table for v3.6 schematics for woomax

Add board version switch GPIO table on gpio.c.

BUG=b:165887084
BRANCH=Zork
TEST=emerge-zork coreboot

Signed-off-by: Kane Chen <kane_chen@pegatron.corp-partner.google.com>
Change-Id: I661e16f7b4769e83450f41ff267c0d253441c4cd
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44655
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Kane Chen 2020-08-21 16:55:37 +08:00 committed by Aaron Durbin
parent cc69f7b4e5
commit 0a859522ed
1 changed files with 36 additions and 1 deletions

View File

@ -3,7 +3,7 @@
#include <baseboard/variants.h>
#include <soc/gpio.h>
static const struct soc_amd_gpio woomax_gpio_set_stage_ram[] = {
static const struct soc_amd_gpio woomax_bid0_gpio_set_stage_ram[] = {
/* GPIO_4 NC */
PAD_NC(GPIO_4),
/* GPIO_5 NC */
@ -30,8 +30,43 @@ static const struct soc_amd_gpio woomax_gpio_set_stage_ram[] = {
PAD_NC(GPIO_143),
};
static const struct soc_amd_gpio woomax_gpio_set_stage_ram[] = {
/* GPIO_4 NC */
PAD_NC(GPIO_4),
/* GPIO_5 NC */
PAD_NC(GPIO_5),
/* GPIO_6 NC */
PAD_NC(GPIO_6),
/* GPIO_11 NC */
PAD_NC(GPIO_11),
/* GPIO_32 NC */
PAD_NC(GPIO_32),
/* GPIO_69 NC */
PAD_NC(GPIO_69),
/* RAM_ID_4 */
PAD_NC(GPIO_84),
/* EN_DEV_BEEP_L */
PAD_GPO(GPIO_89, HIGH),
/* USI_RESET */
PAD_GPO(GPIO_140, HIGH),
/* GPIO_141 NC */
PAD_NC(GPIO_141),
/* GPIO_143 NC */
PAD_NC(GPIO_143),
};
const struct soc_amd_gpio *variant_override_gpio_table(size_t *size)
{
uint32_t board_version;
/* If board version cannot be read, assume it is board_version 0. */
if (google_chromeec_cbi_get_board_version(&board_version))
board_version = 0;
if (board_version == 0) {
*size = ARRAY_SIZE(woomax_bid0_gpio_set_stage_ram);
return woomax_bid0_gpio_set_stage_ram;
}
*size = ARRAY_SIZE(woomax_gpio_set_stage_ram);
return woomax_gpio_set_stage_ram;
}