mb/gigabyte/ga-h61m-s2pv: Correct PCIe port setup
Coalescing is not needed, as root port #1 is enabled. Also, update the comments to look more like the other two variants. Note that the Intel H61 PCH only has six root ports, so devices 1c.6 and 1c.7 do not exist. Change-Id: I3f4bf99ceec6c77f6e1eabea9b712245afee7d34 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39742 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
1908340b69
commit
0a9650c1d4
|
@ -34,7 +34,6 @@ chip northbridge/intel/sandybridge
|
|||
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
||||
register "c2_latency" = "0x0065"
|
||||
register "gen1_dec" = "0x003c0a01"
|
||||
register "pcie_port_coalesce" = "1"
|
||||
register "sata_interface_speed_support" = "0x3"
|
||||
register "sata_port_map" = "0x33"
|
||||
register "spi_lvscc" = "0x2005"
|
||||
|
@ -46,14 +45,14 @@ chip northbridge/intel/sandybridge
|
|||
device pci 19.0 off end # Intel Gigabit Ethernet
|
||||
device pci 1a.0 on end # USB2 EHCI #2
|
||||
device pci 1b.0 on end # High Definition Audio Audio controller
|
||||
device pci 1c.0 on end # PCIe x1 Port (PCIEX1)
|
||||
device pci 1c.1 off end # Unused PCIe Port
|
||||
device pci 1c.2 off end # Unused PCIe Port
|
||||
device pci 1c.3 off end # Unused PCIe Port
|
||||
device pci 1c.4 on end # Realtek RTL8111F Ethernet Controller
|
||||
device pci 1c.5 on end # ITE IT8892F PCIe to PCI bridge
|
||||
device pci 1c.6 off end # Unused PCIe Port
|
||||
device pci 1c.7 off end # Unused PCIe Port
|
||||
|
||||
device pci 1c.0 on end # RP #1: PCIe x1 Port (PCIEX1)
|
||||
device pci 1c.1 off end # RP #2:
|
||||
device pci 1c.2 off end # RP #3:
|
||||
device pci 1c.3 off end # RP #4:
|
||||
device pci 1c.4 on end # RP #5: Realtek RTL8111F GbE NIC
|
||||
device pci 1c.5 on end # RP #6: ITE IT8892F PCIe to PCI bridge
|
||||
|
||||
device pci 1d.0 on end # USB2 EHCI #1
|
||||
device pci 1e.0 off end # PCI bridge
|
||||
device pci 1f.0 on # LPC bridge
|
||||
|
|
Loading…
Reference in New Issue