GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/gigabyte/ga-b75m-d3h/devicetree.cb: Drop zero fields 

They default to zero already.

Change-Id: I76bbf4593c43ce24c28568f1b8faefb1be81b4cb
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38060
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Angel Pons 2020-01-01 18:28:07 +01:00 committed by Nico Huber
parent 39930b79c1
commit 0b707f6667
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/mainboard/gigabyte/ga-b75m-d3h/devicetree.cb
View File

@ -30,8 +30,6 @@ chip northbridge/intel/sandybridge
end end
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
# GPI routing
register "alt_gp_smi_en" = "0x0000"
register "gen1_dec" = "0x003c0a01" register "gen1_dec" = "0x003c0a01"
# Set max SATA speed to 6.0 Gb/s # Set max SATA speed to 6.0 Gb/s
@ -41,8 +39,6 @@ chip northbridge/intel/sandybridge
register "xhci_switchable_ports" = "0xf" register "xhci_switchable_ports" = "0xf"
register "superspeed_capable_ports" = "0xf" register "superspeed_capable_ports" = "0xf"
register "pcie_port_coalesce" = "0"
register "docking_supported" = "0"
register "c2_latency" = "0x0065" register "c2_latency" = "0x0065"
device pci 14.0 on # USB 3.0 Controller device pci 14.0 on # USB 3.0 Controller