GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/intel/{i945,sandybridge}/bootblock.c: Fix typo 

Change-Id: I3def16c7bbf9d1997930832185beb8228ae163bd
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38245
Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Elyes HAOUAS 2020-01-07 20:06:08 +01:00 committed by Nico Huber
parent 0f82c12f71
commit 0c9630eeff
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/northbridge/intel/i945/bootblock.c
View File

@ -26,7 +26,7 @@ void bootblock_early_northbridge_init(void)
* MCFG. This code also assumes that bootblock_northbridge_init() is * MCFG. This code also assumes that bootblock_northbridge_init() is
* the first thing called in the non-asm boot block code. The final * the first thing called in the non-asm boot block code. The final
* assumption is that no assembly code is using the * assumption is that no assembly code is using the
* CONFIG_MMCONF_SUPPORT option to do PCI config acceses. * CONFIG_MMCONF_SUPPORT option to do PCI config accesses.
* *
* The PCIEXBAR is assumed to live in the memory mapped IO space under * The PCIEXBAR is assumed to live in the memory mapped IO space under
* 4GiB. * 4GiB.

2
src/northbridge/intel/sandybridge/bootblock.c
View File

@ -26,7 +26,7 @@ void bootblock_early_northbridge_init(void)
* MCFG. This code also assumes that bootblock_northbridge_init() is * MCFG. This code also assumes that bootblock_northbridge_init() is
* the first thing called in the non-asm boot block code. The final * the first thing called in the non-asm boot block code. The final
* assumption is that no assembly code is using the * assumption is that no assembly code is using the
* CONFIG_MMCONF_SUPPORT option to do PCI config acceses. * CONFIG_MMCONF_SUPPORT option to do PCI config accesses.
* *
* The PCIEXBAR is assumed to live in the memory mapped IO space under * The PCIEXBAR is assumed to live in the memory mapped IO space under
* 4GiB. * 4GiB.