mb/google/guybrush: simplify LPC_MISC_CONTROL_BITS update
Since the LPC_LDRQ0_PD_EN gets set right after it got cleared, we can remove the clearing of that bit. This is split off from the previous patch to be able to use timeless build to verify that the previous patch didn't change any behavior. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ieb300e7c7ce7e74c32ebdade0360ee4bd499b11a Reviewed-on: https://review.coreboot.org/c/coreboot/+/58069 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
This commit is contained in:
parent
abbb5b58ec
commit
0cd81c325c
|
@ -35,7 +35,7 @@ void bootblock_mainboard_early_init(void)
|
||||||
const struct soc_amd_gpio *base_gpios, *override_gpios;
|
const struct soc_amd_gpio *base_gpios, *override_gpios;
|
||||||
|
|
||||||
dword = pci_read_config32(SOC_LPC_DEV, LPC_MISC_CONTROL_BITS);
|
dword = pci_read_config32(SOC_LPC_DEV, LPC_MISC_CONTROL_BITS);
|
||||||
dword &= ~(LPC_LDRQ0_PU_EN | LPC_LDRQ0_PD_EN | LPC_LDRQ1_EN | LPC_LDRQ0_EN);
|
dword &= ~(LPC_LDRQ0_PU_EN | LPC_LDRQ1_EN | LPC_LDRQ0_EN);
|
||||||
dword |= LPC_LDRQ0_PD_EN;
|
dword |= LPC_LDRQ0_PD_EN;
|
||||||
pci_write_config32(SOC_LPC_DEV, LPC_MISC_CONTROL_BITS, dword);
|
pci_write_config32(SOC_LPC_DEV, LPC_MISC_CONTROL_BITS, dword);
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue