Update SMM for FSP systems
Add the FSP northbridge and southbridge includes. Change-Id: I5c7f395dc033caa8d0bf0313382769595d77f2a5 Signed-off-by: Marc Jones <marc.jones@se-eng.com> Reviewed-on: http://review.coreboot.org/4019 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
parent
73a9b503f0
commit
0da082b625
|
@ -67,8 +67,15 @@
|
|||
#include <northbridge/intel/haswell/haswell.h>
|
||||
#define TSEG_BAR (DEFAULT_PCIEXBAR | TSEG)
|
||||
#else
|
||||
#if CONFIG_NORTHBRIDGE_INTEL_FSP_SANDYBRIDGE || CONFIG_NORTHBRIDGE_INTEL_FSP_IVYBRIDGE
|
||||
#include <northbridge/intel/fsp_sandybridge/northbridge.h>
|
||||
#define TSEG_BAR (DEFAULT_PCIEXBAR | TSEG)
|
||||
#else
|
||||
#error "Northbridge must define TSEG_BAR."
|
||||
#endif
|
||||
#endif
|
||||
|
||||
|
||||
|
||||
/* initially SMM is some sort of real mode. Let gcc know
|
||||
* how to treat the SMM handler stub
|
||||
|
|
|
@ -37,6 +37,8 @@
|
|||
#include "../../../southbridge/intel/sch/sch.h"
|
||||
#elif CONFIG_SOUTHBRIDGE_INTEL_BD82X6X || CONFIG_SOUTHBRIDGE_INTEL_C216 || CONFIG_SOUTHBRIDGE_INTEL_IBEXPEAK
|
||||
#include "../../../southbridge/intel/bd82x6x/pch.h"
|
||||
#elif CONFIG_SOUTHBRIDGE_INTEL_FSP_BD82X6X
|
||||
#include "../../../southbridge/intel/fsp_bd82x6x/pch.h"
|
||||
#elif CONFIG_SOUTHBRIDGE_INTEL_I82801IX
|
||||
#include "../../../southbridge/intel/i82801ix/i82801ix.h"
|
||||
#else
|
||||
|
@ -52,8 +54,14 @@
|
|||
#include <northbridge/intel/nehalem/nehalem.h>
|
||||
#define TSEG_BAR (DEFAULT_PCIEXBAR | TSEG)
|
||||
#else
|
||||
#if CONFIG_NORTHBRIDGE_INTEL_FSP_SANDYBRIDGE || CONFIG_NORTHBRIDGE_INTEL_FSP_IVYBRIDGE
|
||||
#include <northbridge/intel/fsp_sandybridge/northbridge.h>
|
||||
#define TSEG_BAR (DEFAULT_PCIEXBAR | TSEG)
|
||||
#else
|
||||
#error "Northbridge must define TSEG_BAR."
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#include <cpu/x86/mtrr.h>
|
||||
|
||||
#endif /* CONFIG_SMM_TSEG */
|
||||
|
|
Loading…
Reference in New Issue