util/spd_tools/lp4x: Update README
The lp4x spd_tools also support Alder Lake (ADL), so update the the README to reflect this fact. Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Change-Id: Iedb1ea1c3558e5f179feac2c725667db5b327b2e Reviewed-on: https://review.coreboot.org/c/coreboot/+/56857 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
a7a49e64c8
commit
0e5b713d32
|
@ -1,15 +1,16 @@
|
||||||
# LPDDR4x SPD tools README
|
# LPDDR4x SPD tools README
|
||||||
|
|
||||||
Tools for generating SPD files for LPDDR4x memory used in memory down
|
Tools for generating SPD files for LPDDR4x memory used in memory down
|
||||||
configurations on Intel Tiger Lake (TGL) and Jasper Lake (JSL) based
|
configurations on Intel Tiger Lake (TGL), Jasper Lake (JSL), and Alder
|
||||||
platforms. These tools generate SPDs following JESD209-4C
|
Lake (ADL) based platforms. These tools generate SPDs following
|
||||||
specification and Intel recommendations (doc #616599, #610202) for
|
JESD209-4C specification and Intel recommendations (doc #616599,
|
||||||
LPDDR4x SPD.
|
#610202, #634730) for LPDDR4x SPD.
|
||||||
|
|
||||||
There are two tools provided that assist TGL and JSL based mainboards
|
There are two tools provided that assist TGL, JSL and ADL based
|
||||||
to generate SPDs and Makefile to integrate these SPDs in coreboot
|
mainboards to generate SPDs and Makefile to integrate these SPDs in
|
||||||
build. These tools can also be used to allocate DRAM IDs (configure
|
coreboot build. These tools can also be used to allocate DRAM IDs
|
||||||
DRAM hardware straps) for any LPDDR4x memory part used by the board.
|
(configure DRAM hardware straps) for any LPDDR4x memory part used by the
|
||||||
|
board.
|
||||||
|
|
||||||
* gen_spd.go: Generates de-duplicated SPD files using a global memory
|
* gen_spd.go: Generates de-duplicated SPD files using a global memory
|
||||||
part list provided by the mainboard in JSON format. Additionally,
|
part list provided by the mainboard in JSON format. Additionally,
|
||||||
|
@ -32,7 +33,7 @@ This program takes as input:
|
||||||
attributes as per the datasheet. This is the list of all known
|
attributes as per the datasheet. This is the list of all known
|
||||||
LPDDR4x memory parts irrespective of their usage on the board.
|
LPDDR4x memory parts irrespective of their usage on the board.
|
||||||
* SoC platform name for which the SPDs are being generated. Currently
|
* SoC platform name for which the SPDs are being generated. Currently
|
||||||
supported platform names are `TGL` and `JSL`.
|
supported platform names are `TGL`, `JSL` and `ADL`.
|
||||||
|
|
||||||
Input JSON file requires the following two fields for every memory part:
|
Input JSON file requires the following two fields for every memory part:
|
||||||
* `name`: Name of the memory part
|
* `name`: Name of the memory part
|
||||||
|
|
Loading…
Reference in New Issue