soc/intel/adl: Modify SOC_INTEL_ALDERLAKE_DEBUG_CONSENT default value

On ADL, we actually use debug consent 2 for soc debug by DBC

Change-Id: Ie6fbf3cdcf5dcd1a11a895ea83f55157a2ac4eb9
Signed-off-by: Kane Chen <kane.chen@intel.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/59562
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
Kane Chen 2021-11-23 14:42:48 +08:00 committed by Felix Held
parent 8815409ec3
commit 0e9a616c29
1 changed files with 3 additions and 4 deletions

View File

@ -289,7 +289,7 @@ config SOC_INTEL_ALDERLAKE_DEBUG_CONSENT
int "Debug Consent for ADL" int "Debug Consent for ADL"
# USB DBC is more common for developers so make this default to 3 if # USB DBC is more common for developers so make this default to 3 if
# SOC_INTEL_DEBUG_CONSENT=y # SOC_INTEL_DEBUG_CONSENT=y
default 3 if SOC_INTEL_DEBUG_CONSENT default 2 if SOC_INTEL_DEBUG_CONSENT
default 0 default 0
help help
This is to control debug interface on SOC. This is to control debug interface on SOC.
@ -297,9 +297,8 @@ config SOC_INTEL_ALDERLAKE_DEBUG_CONSENT
PlatformDebugConsent in FspmUpd.h has the details. PlatformDebugConsent in FspmUpd.h has the details.
Desired platform debug type are Desired platform debug type are
0:Disabled, 1:Enabled (DCI OOB+[DbC]), 2:Enabled (DCI OOB), 0:Disabled, 2:Enabled (All Probes+TraceHub), 6:Enable (Low Power),
3:Enabled (USB3 DbC), 4:Enabled (XDP/MIPI60), 5:Enabled (USB2 DbC), 7:Manual
6:Enable (2-wire DCI OOB), 7:Manual
config DATA_BUS_WIDTH config DATA_BUS_WIDTH
int int