soc/intel/apollolake: remove southbridge_clear_smi_status()
The southbridge_clear_smi_status() is not used. Remove it. Change-Id: Ia358c6aca93630753ac4b59b6fc86b1ea1eb9ca6 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/19599 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
parent
5c48b7e9f2
commit
0edf5dc331
|
@ -22,9 +22,6 @@
|
|||
#include <soc/gpio.h>
|
||||
#include <fsp/memmap.h>
|
||||
|
||||
/* These helpers are for performing SMM relocation. */
|
||||
void southbridge_clear_smi_status(void);
|
||||
|
||||
/*
|
||||
* The initialization of the southbridge is split into 2 compoments. One is
|
||||
* for clearing the state in the SMM registers. The other is for enabling
|
||||
|
|
|
@ -55,18 +55,6 @@ void southbridge_smm_enable_smi(void)
|
|||
enable_smi(APMC_EN | SLP_SMI_EN | GBL_SMI_EN | EOS | GPIO_EN);
|
||||
}
|
||||
|
||||
void southbridge_clear_smi_status(void)
|
||||
{
|
||||
/* Clear SMI status */
|
||||
clear_smi_status();
|
||||
|
||||
/* Clear PM1 status */
|
||||
clear_pm1_status();
|
||||
|
||||
/* Set EOS bit so other SMIs can occur. */
|
||||
enable_smi(EOS);
|
||||
}
|
||||
|
||||
void smm_setup_structures(void *gnvs, void *tcg, void *smi1)
|
||||
{
|
||||
/*
|
||||
|
|
Loading…
Reference in New Issue