GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

flashrom: Board enable support for HP DL145 G3. 

This is a BCM5785 based machine, WP# and TLB# need to be deasserted using
GPIO 2 and 5 from the PM registers of the southbridge.
This is very similar to the x3455 implementation.

Signed-off-by: Mondrian Nuessle <nuessle@uni-hd.de>
Acked-by: Peter Stuge <peter@stuge.se>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4031 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Mondrian Nuessle 2009-03-30 13:20:01 +00:00 committed by Peter Stuge
parent 3a8565a77b
commit 0f0f9bb9a2
1 changed files with 27 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
util/flashrom/board_enable.c
View File

@ -329,6 +329,19 @@ static int board_ibm_x3455(const char *name)
return 0;
}
static int board_hp_dl145_g3_enable(const char *name)
{
uint8_t byte;
/* Set GPIO lines in the Broadcom HT-1000 southbridge. */
OUTB(0x44, 0xcd6); /* GPIO 0 reg from PM regs */
byte = INB(0xcd7);
/* Set GPIO 2 and 5 high, connected to flash WP# and TBL# pins. */
OUTB(byte | 0x24, 0xcd7);
return 0;
}
/**
* Suited for EPoX EP-BX3, and maybe some other Intel 440BX based boards.
*/
@ -1013,6 +1026,20 @@ struct board_pciid_enable board_pciid_enables[] = {
.name = "MSI MS-7046",
.enable = ich6_gpio19_raise,
},
{
.first_vendor = 0x1166,
.first_device = 0x0223,
.first_card_vendor = 0x103c,
.first_card_device = 0x320d,
.second_vendor = 0x102b,
.second_device = 0x0522,
.second_card_vendor = 0x103c,
.second_card_device = 0x31fa,
.lb_vendor = "hp",
.lb_part = "dl145_g3",
.name = "HP DL145 G3",
.enable = board_hp_dl145_g3_enable,
},
{
.first_vendor = 0,
.first_device = 0,