arch/arm64/armv8/Makefile.inc: Add clang -target for .ld CPP
When preprocessing the linker script the target arch needs to be specified. Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Change-Id: Id18af3da93d2d06a2ebb83eddd03377c9026c8fa Reviewed-on: https://review.coreboot.org/c/coreboot/+/78443 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
This commit is contained in:
parent
3914561ef5
commit
10e60ab49e
|
@ -13,6 +13,11 @@ armv8_flags = -march=$(march) -I$(src)/arch/arm64/include/armv8/ -D__COREBOOT_AR
|
|||
################################################################################
|
||||
ifeq ($(CONFIG_ARCH_BOOTBLOCK_ARMV8_64),y)
|
||||
|
||||
ifeq ($(CONFIG_COMPILER_LLVM_CLANG),y)
|
||||
decompressor-ld-ccopts += -target arm64-elf
|
||||
bootblock-ld-ccopts += -target arm64-elf
|
||||
endif
|
||||
|
||||
ifneq ($(CONFIG_BOOTBLOCK_CUSTOM),y)
|
||||
decompressor-y += bootblock.S
|
||||
ifneq ($(CONFIG_COMPRESS_BOOTBLOCK),y)
|
||||
|
@ -44,6 +49,10 @@ endif
|
|||
################################################################################
|
||||
ifeq ($(CONFIG_ARCH_VERSTAGE_ARMV8_64),y)
|
||||
|
||||
ifeq ($(CONFIG_COMPILER_LLVM_CLANG),y)
|
||||
verstage-ld-ccopts += -target arm64-elf
|
||||
endif
|
||||
|
||||
verstage-y += cache.c
|
||||
verstage-y += cpu.S
|
||||
verstage-y += exception.c
|
||||
|
@ -57,6 +66,10 @@ endif
|
|||
################################################################################
|
||||
ifeq ($(CONFIG_ARCH_ROMSTAGE_ARMV8_64),y)
|
||||
|
||||
ifeq ($(CONFIG_COMPILER_LLVM_CLANG),y)
|
||||
romstage-ld-ccopts += -target arm64-elf
|
||||
endif
|
||||
|
||||
romstage-y += cache.c
|
||||
romstage-y += cpu.S
|
||||
romstage-y += exception.c
|
||||
|
@ -73,6 +86,10 @@ endif
|
|||
################################################################################
|
||||
ifeq ($(CONFIG_ARCH_RAMSTAGE_ARMV8_64),y)
|
||||
|
||||
ifeq ($(CONFIG_COMPILER_LLVM_CLANG),y)
|
||||
ramstage-ld-ccopts += -target arm64-elf
|
||||
endif
|
||||
|
||||
ramstage-y += cache.c
|
||||
ramstage-y += cpu.S
|
||||
ramstage-y += exception.c
|
||||
|
|
Loading…
Reference in New Issue