GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

cygnus: configure memlayout 

we also pick no RETURN_FROM_VERSTAGE.

BUG=none
BRANCH=broadcom-firmware
TEST=booted b0 board

Change-Id: Iddd95f233a614187ae6b26f351a289c23f25742f
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 243598925333982b40297adad878c461990d7d70
Original-Signed-off-by: Daisuke Nojiri <dnojiri@chromium.org>
Original-Change-Id: I6ab96628cecb84e061777cc85d6d572823f6d63c
Original-Reviewed-on: https://chromium-review.googlesource.com/251303
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Reviewed-on: http://review.coreboot.org/9767
Tested-by: build bot (Jenkins)
Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com>
This commit is contained in:
Daisuke Nojiri 2015-02-06 12:46:38 -08:00 committed by Patrick Georgi
parent fcfd989774
commit 128de62e8c
4 changed files with 55 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/soc/broadcom/cygnus/Kconfig
View File

@ -32,7 +32,6 @@ config SOC_BROADCOM_CYGNUS
select HAVE_MONOTONIC_TIMER
select HAVE_UART_MEMORY_MAPPED
select HAVE_UART_SPECIAL
select RETURN_FROM_VERSTAGE
if SOC_BROADCOM_CYGNUS

1
src/soc/broadcom/cygnus/Makefile.inc
View File

@ -24,6 +24,7 @@ bootblock-y += timer.c
bootblock-$(CONFIG_SPI_FLASH) += spi.c
bootblock-$(CONFIG_CONSOLE_SERIAL) += uart.c
verstage-y += verstage.c
verstage-y += i2c.c
verstage-y += timer.c
verstage-$(CONFIG_SPI_FLASH) += spi.c

24
src/soc/broadcom/cygnus/include/soc/memlayout.ld
View File

@ -28,14 +28,18 @@ SECTIONS
RAMSTAGE(0x00200000, 128K)
POSTRAM_CBFS_CACHE(0x01000000, 1M)
SRAM_START(0x61000000)
TTB(0x61000000, 16K)
BOOTBLOCK(0x61004000, 16K)
PRERAM_CBMEM_CONSOLE(0x61008000, 4K)
VBOOT2_WORK(0x61009000, 12K)
OVERLAP_VERSTAGE_ROMSTAGE(0x6100C000, 40K)
PRERAM_CBFS_CACHE(0x61016000, 1K)
CBFS_HEADER_OFFSET(0x61016800)
STACK(0x61017800, 4K)
SRAM_END(0x610040000)
SRAM_START(0x02000000)
REGION(reserved_for_system_status, 0x02000000, 4K, 4)
TTB(0x02004000, 16K) /* must be aligned to 16K */
REGION(reserved_for_maskrom, 0x02009400, 4K, 4)
BOOTBLOCK(0x0200A440, 18K)
PRERAM_CBMEM_CONSOLE(0x0200F000, 4K)
VBOOT2_WORK(0x02010000, 16K)
VERSTAGE(0x02014000, 48K)
ROMSTAGE(0x02020000, 48K)
PRERAM_CBFS_CACHE(0x0202C000, 1K)
CBFS_HEADER_OFFSET(0x0202C800)
STACK(0x0202D000, 12K)
REGION(reserved_for_secure_service_api, 0x0203F000, 4K, 4)
SRAM_END(0x02040000)
}

40
src/soc/broadcom/cygnus/verstage.c Normal file
View File

@ -0,0 +1,40 @@
/*
* This file is part of the coreboot project.
*
* Copyright 2015 Google Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
#include <arch/cache.h>
#include <arch/exception.h>
#include <arch/hlt.h>
#include <arch/stages.h>
#include <console/console.h>
#include <vendorcode/google/chromeos/chromeos.h>
void main(void)
{
void *entry;
console_init();
exception_init();
entry = vboot2_verify_firmware();
if (entry != (void *)-1)
stage_exit(entry);
hlt();
}