google/kukui: Add SPI NOR support
This patch sets SPI flash related configs and inits SPI bus 1 to support SPI NOR flash. BUG=b:80501386 BRANCH=none TEST=Boots correctly on Kukui Change-Id: I1a18a456f41a7c7daec954e961c9fbee3650493d Signed-off-by: Tristan Shieh <tristan.shieh@mediatek.com> Reviewed-on: https://review.coreboot.org/27499 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
This commit is contained in:
parent
9faa584cc9
commit
131ff8ccec
|
@ -6,11 +6,12 @@ config VBOOT
|
|||
config BOARD_SPECIFIC_OPTIONS
|
||||
def_bool y
|
||||
select SOC_MEDIATEK_MT8183
|
||||
select BOARD_ROMSIZE_KB_4096
|
||||
select BOARD_ROMSIZE_KB_8192
|
||||
select MAINBOARD_HAS_CHROMEOS
|
||||
select COMMON_CBFS_SPI_WRAPPER
|
||||
select SPI_FLASH
|
||||
select FATAL_ASSERTS
|
||||
select SPI_FLASH_INCLUDE_ALL_DRIVERS
|
||||
|
||||
config MAINBOARD_DIR
|
||||
string
|
||||
|
@ -20,4 +21,8 @@ config MAINBOARD_PART_NUMBER
|
|||
string
|
||||
default "Kukui"
|
||||
|
||||
config BOOT_DEVICE_SPI_FLASH_BUS
|
||||
int
|
||||
default 1
|
||||
|
||||
endif
|
||||
|
|
|
@ -1,3 +1,4 @@
|
|||
bootblock-y += bootblock.c
|
||||
bootblock-y += memlayout.ld
|
||||
decompressor-y += memlayout.ld
|
||||
|
||||
|
|
|
@ -0,0 +1,22 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright 2018 MediaTek Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <bootblock_common.h>
|
||||
#include <soc/spi.h>
|
||||
|
||||
void bootblock_mainboard_init(void)
|
||||
{
|
||||
mtk_spi_init(CONFIG_BOOT_DEVICE_SPI_FLASH_BUS, SPI_PAD0_MASK, 26 * MHz);
|
||||
}
|
|
@ -1,4 +1,4 @@
|
|||
FLASH@0x0 0x400000 {
|
||||
FLASH@0x0 0x800000 {
|
||||
WP_RO@0x0 0x200000 {
|
||||
RO_SECTION@0x0 0x1f0000 {
|
||||
BOOTBLOCK@0 128K
|
||||
|
|
Loading…
Reference in New Issue