GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/nissa/var/anraggar: Change code style for register usb2_ports 

Change code style to be compatible with Nissa's format:

register "option" = "{
    [0] = value /* comment */
    ...
}"

to

register "option[0]" = "value" /* comment */

BUG=none
TEST=abuild -v -a -x -c max -p none -t google/brya -b anraggar

Change-Id: I60659bd44813173f9b984216473a0919c5f331b8
Signed-off-by: Weimin Wu <wuweimin@huaqin.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/79376
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <ericllai@google.com>
This commit is contained in:
Weimin Wu 2023-12-06 23:48:04 +08:00 committed by Felix Held
parent 020d4b605e
commit 133e3ee661
1 changed files with 8 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/mainboard/google/brya/variants/anraggar/overridetree.cb
View File

@ -408,16 +408,14 @@ chip soc/intel/alderlake
end
end
device ref xhci on
register "usb2_ports" = "{
[0] = USB2_PORT_TYPE_C(OC_SKIP), /* Type-C MB (7.5 inch) */
[1] = USB2_PORT_TYPE_C(OC_SKIP), /* Type-C DB (7.1 inch) */
[2] = USB2_PORT_MID(OC_SKIP), /* Type-A MB (6.4 inch) */
[3] = USB2_PORT_MID(OC_SKIP), /* Type-A DB (6.2 inch) */
[4] = USB2_PORT_SHORT(OC_SKIP), /* LTE (3.3 inch) */
[5] = USB2_PORT_SHORT(OC_SKIP), /* UFC (3.7 inch) */
[7] = USB2_PORT_SHORT(OC_SKIP), /* Bluetooth port for PCIe WLAN (2.5 inch) */
[9] = USB2_PORT_SHORT(OC_SKIP), /* Bluetooth port for CNVi WLAN */
}"
register "usb2_ports[0]" = "USB2_PORT_TYPE_C(OC_SKIP)" # Type-C MB (7.5 inch)
register "usb2_ports[1]" = "USB2_PORT_TYPE_C(OC_SKIP)" # Type-C DB (7.1 inch)
register "usb2_ports[2]" = "USB2_PORT_MID(OC_SKIP)" # Type-A MB (6.4 inch)
register "usb2_ports[3]" = "USB2_PORT_MID(OC_SKIP)" # Type-A DB (6.2 inch)
register "usb2_ports[4]" = "USB2_PORT_SHORT(OC_SKIP)" # LTE (3.3 inch)
register "usb2_ports[5]" = "USB2_PORT_SHORT(OC_SKIP)" # UFC (3.7 inch)
register "usb2_ports[7]" = "USB2_PORT_SHORT(OC_SKIP)" # Bluetooth port for PCIe WLAN (2.5 inch)
register "usb2_ports[9]" = "USB2_PORT_SHORT(OC_SKIP)" # Bluetooth port for CNVi WLAN
chip drivers/usb/acpi
device ref xhci_root_hub on
chip drivers/usb/acpi