mb/intel/adlrvp: Remove ClkReq assignment for RP8
CLKSRC6 for RP8 is free-running CLK hence ClkReq is not required. TEST=Able to detect PCIe SD card over x1 slot. Change-Id: I550d5be9cc7566708b0b86fcd1da833bc4bc828f Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49981 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
This commit is contained in:
parent
1b8906a529
commit
1476f6992a
|
@ -53,9 +53,7 @@ chip soc/intel/alderlake
|
||||||
|
|
||||||
# Enable PCH PCIE RP 8 using CLK 6
|
# Enable PCH PCIE RP 8 using CLK 6
|
||||||
register "PchPcieRpEnable[7]" = "1"
|
register "PchPcieRpEnable[7]" = "1"
|
||||||
register "PcieClkSrcClkReq[7]" = "6" # CLKSRC -> 7 and CLKREQ -> 6
|
|
||||||
register "PcieClkSrcUsage[6]" = "PCIE_CLK_FREE" # CLK 6 is using free running CLK
|
register "PcieClkSrcUsage[6]" = "PCIE_CLK_FREE" # CLK 6 is using free running CLK
|
||||||
register "PcieRpClkReqDetect[6]" = "1"
|
|
||||||
|
|
||||||
# Enable PCH PCIE RP 9 using CLK 1
|
# Enable PCH PCIE RP 9 using CLK 1
|
||||||
register "PchPcieRpEnable[8]" = "1"
|
register "PchPcieRpEnable[8]" = "1"
|
||||||
|
|
Loading…
Reference in New Issue