mb/google/puff: Delegate I2C device configuration to overridetree
Don't enable the i2c controllers, since the variants will enable the ones they need individually in their overrridetrees. Disable gspi1 since all variants disable it in their overridetrees. TEST=tested with rest of patch train Change-Id: Ia9c67a8e05923a080e31d04721ecae4c810e82e8 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/80142 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <ericllai@google.com> Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de>
This commit is contained in:
parent
37601980fb
commit
14a9f3e1d6
|
@ -284,13 +284,8 @@ chip soc/intel/cannonlake
|
|||
end
|
||||
end
|
||||
device ref sdxc on end
|
||||
device ref i2c0 on end
|
||||
device ref i2c1 on end
|
||||
device ref i2c2 on end
|
||||
device ref i2c3 on end
|
||||
device ref heci1 on end
|
||||
device ref sata on end
|
||||
device ref i2c4 on end
|
||||
device ref pcie_rp9 on
|
||||
# X4 NVME
|
||||
register "PcieRpSlotImplemented[8]" = "1"
|
||||
|
@ -312,7 +307,6 @@ chip soc/intel/cannonlake
|
|||
device spi 0 on end
|
||||
end
|
||||
end
|
||||
device ref gspi1 on end
|
||||
device ref lpc_espi on
|
||||
chip ec/google/chromeec
|
||||
device pnp 0c09.0 on end
|
||||
|
|
Loading…
Reference in New Issue