soc/intel/{cnl,icl,skl}: Fix multiple whitespace issue
Change-Id: I1e3dc1bd36c5de4e58eef6a3ba8ccbde28fba64b Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36465 Reviewed-by: Michael Niewöhner Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
1031aae361
commit
154024d256
|
@ -399,7 +399,7 @@ static void enable_pm_timer_emulation(void)
|
||||||
* frequency is used.
|
* frequency is used.
|
||||||
*/
|
*/
|
||||||
msr.hi = (3579545ULL << 32) / CTC_FREQ;
|
msr.hi = (3579545ULL << 32) / CTC_FREQ;
|
||||||
/* Set PM1 timer IO port and enable*/
|
/* Set PM1 timer IO port and enable */
|
||||||
msr.lo = (EMULATE_DELAY_VALUE << EMULATE_DELAY_OFFSET_VALUE) |
|
msr.lo = (EMULATE_DELAY_VALUE << EMULATE_DELAY_OFFSET_VALUE) |
|
||||||
EMULATE_PM_TMR_EN | (ACPI_BASE_ADDRESS + PM1_TMR);
|
EMULATE_PM_TMR_EN | (ACPI_BASE_ADDRESS + PM1_TMR);
|
||||||
wrmsr(MSR_EMULATE_PM_TIMER, msr);
|
wrmsr(MSR_EMULATE_PM_TIMER, msr);
|
||||||
|
|
|
@ -127,7 +127,7 @@ static void enable_pm_timer_emulation(void)
|
||||||
* frequency is used.
|
* frequency is used.
|
||||||
*/
|
*/
|
||||||
msr.hi = (3579545ULL << 32) / CTC_FREQ;
|
msr.hi = (3579545ULL << 32) / CTC_FREQ;
|
||||||
/* Set PM1 timer IO port and enable*/
|
/* Set PM1 timer IO port and enable */
|
||||||
msr.lo = (EMULATE_DELAY_VALUE << EMULATE_DELAY_OFFSET_VALUE) |
|
msr.lo = (EMULATE_DELAY_VALUE << EMULATE_DELAY_OFFSET_VALUE) |
|
||||||
EMULATE_PM_TMR_EN | (ACPI_BASE_ADDRESS + PM1_TMR);
|
EMULATE_PM_TMR_EN | (ACPI_BASE_ADDRESS + PM1_TMR);
|
||||||
wrmsr(MSR_EMULATE_PM_TIMER, msr);
|
wrmsr(MSR_EMULATE_PM_TIMER, msr);
|
||||||
|
|
|
@ -414,7 +414,7 @@ static void enable_pm_timer_emulation(void)
|
||||||
* frequency is used.
|
* frequency is used.
|
||||||
*/
|
*/
|
||||||
msr.hi = (3579545ULL << 32) / CTC_FREQ;
|
msr.hi = (3579545ULL << 32) / CTC_FREQ;
|
||||||
/* Set PM1 timer IO port and enable*/
|
/* Set PM1 timer IO port and enable */
|
||||||
msr.lo = (EMULATE_DELAY_VALUE << EMULATE_DELAY_OFFSET_VALUE) |
|
msr.lo = (EMULATE_DELAY_VALUE << EMULATE_DELAY_OFFSET_VALUE) |
|
||||||
EMULATE_PM_TMR_EN | (ACPI_BASE_ADDRESS + PM1_TMR);
|
EMULATE_PM_TMR_EN | (ACPI_BASE_ADDRESS + PM1_TMR);
|
||||||
wrmsr(MSR_EMULATE_PM_TIMER, msr);
|
wrmsr(MSR_EMULATE_PM_TIMER, msr);
|
||||||
|
|
Loading…
Reference in New Issue