GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/intel/i945/northbridge.c: Reserve upper part of lower memory 

This memory is used for option roms and BIOS. This matches the ACPI
code.

Change-Id: I53dd4b967569889108352ca70086a12ce252e8e0
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49624
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Arthur Heymans 2021-01-18 00:48:27 +01:00 committed by Angel Pons
parent a6e4afc1cb
commit 15ef9b6513
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/northbridge/intel/i945/northbridge.c
View File

@ -107,12 +107,14 @@ static void mch_domain_read_resources(struct device *dev)
/* Report the memory regions */
ram_resource(dev, 3, 0, 0xa0000 / KiB);
ram_resource(dev, 4, 0xc0000 / KiB, (tomk - 0xc0000 / KiB));
ram_resource(dev, 4, 1 * MiB / KiB, (tomk - 1 * MiB / KiB));
uma_resource(dev, 5, uma_memory_base / KiB, uma_memory_size / KiB);
mmio_resource(dev, 6, tseg_memory_base / KiB, tseg_memory_size / KiB);
uma_resource(dev, 7, cbmem_topk, delta_cbmem);
/* legacy VGA memory */
mmio_resource(dev, 8, 0xa0000 / KiB, (0xc0000 - 0xa0000) / KiB);
/* RAM to be used for option roms and BIOS */
reserved_ram_resource(dev, 9, 0xc0000 / KiB, (1 * MiB - 0xc0000) / KiB);
}
static void mch_domain_set_resources(struct device *dev)